{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:36:37Z","timestamp":1725737797348},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642389856"},{"type":"electronic","value":"9783642389863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-38986-3_2","type":"book-chapter","created":{"date-parts":[[2013,6,28]],"date-time":"2013-06-28T20:54:03Z","timestamp":1372452843000},"page":"11-24","source":"Crossref","is-referenced-by-count":2,"title":["Reversible Delay-Insensitive Distributed Memory Modules"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Morrison","sequence":"first","affiliation":[]},{"given":"Irek","family":"Ulidowski","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3\/4","key":"2_CR1","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E.F. Fredkin","year":"1982","unstructured":"Fredkin, E.F., Toffoli, T.: Conservative logic. International Journal of Theoretical Physics\u00a021(3\/4), 219\u2013253 (1982)","journal-title":"International Journal of Theoretical Physics"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Josephs, M.B., Furey, D.: Delay-insensitive interface specification and synthesis. In: Proceedings of DATE 2000, pp. 169\u2013173. IEEE Computer Society (2000)","DOI":"10.1145\/343647.343725"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Josephs, M.B., Nowick, S.M.: Scanning the technology: Applications of asynchronous circuits. Proceedings of the IEEE, 223\u2013233 (1999)","DOI":"10.1109\/5.740016"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Josephs, M.B., Udding, J.T.: An overview of D-I algebra. In: Proceedings of HICSS 1993, pp. 329\u2013338. IEEE Computer Society (1993)","DOI":"10.1109\/HICSS.1993.270632"},{"issue":"1","key":"2_CR5","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/T-C.1974.223773","volume":"23","author":"R.M. Keller","year":"1974","unstructured":"Keller, R.M.: Towards a theory of universal speed-independent modules. IEEE Transactions on Computers\u00a023(1), 21\u201333 (1974)","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"2_CR6","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1016\/j.jcss.2004.10.009","volume":"70","author":"J. Lee","year":"2005","unstructured":"Lee, J., Adachi, S., Peper, F., Mashiko, S.: Delay-insensitive computation in asynchronous cellular automata. Journal of Computer and System Sciences\u00a070(2), 201\u2013220 (2005)","journal-title":"Journal of Computer and System Sciences"},{"issue":"3-4","key":"2_CR7","first-page":"295","volume":"58","author":"J. Lee","year":"2003","unstructured":"Lee, J., Adachi, S., Peper, F., Morita, K.: Embedding universal delay-insensitive circuits in asynchronous cellular spaces. Fundamenta Informaticae\u00a058(3-4), 295\u2013320 (2003)","journal-title":"Fundamenta Informaticae"},{"issue":"5","key":"2_CR8","doi-asserted-by":"publisher","first-page":"153","DOI":"10.4156\/jdcta.vol4.issue5.18","volume":"4","author":"J. Lee","year":"2010","unstructured":"Lee, J., Huang, X., Zhu, Q.-S.: Decomposing Fredkin Gate into simple reversible elements with memory. Journal of Digital Content Technology and its Applications\u00a04(5), 153\u2013158 (2010)","journal-title":"Journal of Digital Content Technology and its Applications"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Lee, J., Peper, F., Adachi, S., Morita, K.: Universal delay-insensitive circuits with bidirectional and buffering lines. IEEE Transactions on Computers, 1034\u20131046 (2004)","DOI":"10.1109\/TC.2004.51"},{"key":"2_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/978-3-540-79992-4_9","volume-title":"Cellular Automata","author":"J. Lee","year":"2008","unstructured":"Lee, J., Peper, F., Adachi, S., Morita, K.: An asynchronous cellular automaton implementing 2-State 2-Input 2-output reversed-twin reversible elements. In: Umeo, H., Morishita, S., Nishinari, K., Komatsuzaki, T., Bandini, S. (eds.) ACRI 2008. LNCS, vol.\u00a05191, pp. 67\u201376. Springer, Heidelberg (2008)"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Martin, A.J.: The limitations to delay-insensitivity in asynchronous circuits. In: Proceedings of AUSCRIPT 1990, pp. 263\u2013278. MIT Press (1990)","DOI":"10.21236\/ADA447737"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Milner, R.: A Calculus of Communicating Systems. Prentice Hall (1980)","DOI":"10.1007\/3-540-10235-3"},{"key":"2_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1007\/3-540-45132-3_6","volume-title":"Machines, Computations, and Universality","author":"K. Morita","year":"2001","unstructured":"Morita, K.: A simple universal logic element and cellular automata for reversible computing. In: Margenstern, M., Rogozhin, Y. (eds.) MCU 2001. LNCS, vol.\u00a02055, pp. 102\u2013113. Springer, Heidelberg (2001)"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Morita, K.: Reversible computing systems, logic circuits, and cellular automata. In: Proceedings of ICNC, pp. 1\u20138 (2012)","DOI":"10.1109\/ICNC.2012.10"},{"key":"2_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1007\/978-3-540-31834-7_20","volume-title":"Machines, Computations, and Universality","author":"K. Morita","year":"2005","unstructured":"Morita, K., Ogiro, T., Tanaka, K., Kato, H.: Classification and universality of reversible logic elements with one-bit memory. In: Margenstern, M. (ed.) MCU 2004. LNCS, vol.\u00a03354, pp. 245\u2013256. Springer, Heidelberg (2005)"},{"key":"2_CR16","unstructured":"Patra, P., Fussell, D.S.: Building-blocks for designing DI circuits. Technical report, University of Texas at Austin (1993)"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Patra, P., Fussell, D.S.: Efficient building blocks for delay insensitive circuits. In: Proceedings of Async 1994, pp. 196\u2013205. Society Press (1994)","DOI":"10.1109\/ASYNC.1994.656312"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Patra, P., Fussell, D.S.: Efficient delay-insensitive RSFQ circuits. In: Proceedings of ICCD 1996, pp. 413\u2013418. IEEE Computer Society (1996)","DOI":"10.1109\/ICCD.1996.563587"},{"issue":"1-2","key":"2_CR19","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1016\/j.jlap.2006.11.002","volume":"73","author":"I.C.C. Phillips","year":"2007","unstructured":"Phillips, I.C.C., Ulidowski, I.: Reversing algebraic process calculi. Journal of Logic and Algebraic Programming\u00a073(1-2), 70\u201396 (2007)","journal-title":"Journal of Logic and Algebraic Programming"},{"key":"2_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1007\/978-3-642-36315-3_18","volume-title":"Reversible Computation","author":"I.C.C. Phillips","year":"2013","unstructured":"Phillips, I.C.C., Ulidowski, I., Yuen, S.: A reversible process calculus and the modelling of the ERK signalling pathway. In: Gl\u00fcck, R., Yokoyama, T. (eds.) RC 2012. LNCS, vol.\u00a07581, pp. 218\u2013232. Springer, Heidelberg (2013)"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-38986-3_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,16]],"date-time":"2019-07-16T14:31:58Z","timestamp":1563287518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-38986-3_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642389856","9783642389863"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-38986-3_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}