{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:01:27Z","timestamp":1725739287503},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642396106"},{"type":"electronic","value":"9783642396113"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-39611-3_15","type":"book-chapter","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T22:33:07Z","timestamp":1372890787000},"page":"118-131","source":"Crossref","is-referenced-by-count":0,"title":["Leveraging Accelerated Simulation for Floating-Point Regression"],"prefix":"10.1007","author":[{"given":"John","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena","family":"Guralnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anatoly","family":"Koyfman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subrat K.","family":"Panda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"Incisive simulation acceleration deployment, http:\/\/www.cadence.com\/rl\/Resources\/application_notes\/CDN_Incisive_Simulation_Acceleration_Deployment.pdf"},{"key":"15_CR2","unstructured":"FDIV replacement program (statistical analysis of floating point flaw). Technical report (1994), http:\/\/www.intel.com\/support\/processors\/pentium\/sb\/CS-013007.htm"},{"key":"15_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1007\/978-3-642-19583-9_15","volume-title":"Proceedings of the 6th Haifa Verification Conference","author":"J.M. Ludden","year":"2011","unstructured":"Ludden, J.M., Rimon, M., Hickerson, B.G., Adir, A.: Advances in simultaneous multithreading testcase generation methods. In: Barner, S., Kroening, D., Raz, O. (eds.) HVC 2010. LNCS, vol.\u00a06504, pp. 146\u2013160. Springer, Heidelberg (2011)"},{"key":"15_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1007\/978-3-642-19583-9_10","volume-title":"HVC 2010","author":"A. Adir","year":"2011","unstructured":"Adir, A., Nahir, A., Ziv, A., Meissner, C., Schumann, J.: Reaching coverage closure in post-silicon validation. In: Barner, S., Kroening, D., Raz, O. (eds.) HVC 2010. LNCS, vol.\u00a06504, pp. 60\u201375. Springer, Heidelberg (2011)"},{"key":"15_CR5","unstructured":"Aharoni, M., Asaf, S., Fournier, L., Koyfman, A., Nagel, R.: FPgen - a deep-knowledge test generator for floating point verification. In: Proceedings of the 8th High-Level Design Validation and Test Workshop, pp. 17\u201322 (2003)"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Chen, S.-H., et al.: Hardware\/software co-designed accelerator for vector graphics applications. In: 2011 IEEE 9th Symposium on Application Specific Processors (SASP), pp. 108\u2013114 (June 2011)","DOI":"10.1109\/SASP.2011.5941088"},{"key":"15_CR7","unstructured":"Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. MIT-Press (1999)"},{"issue":"3","key":"15_CR8","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1016\/j.tcs.2008.03.020","volume":"404","author":"S. Copty","year":"2008","unstructured":"Copty, S., Fine, S., Ur, S., Yom-Tov, E., Ziv, A.: A probabilistic alternative to regression suites. Theor. Comput. Sci.\u00a0404(3), 219\u2013234 (2008)","journal-title":"Theor. Comput. Sci."},{"issue":"12","key":"15_CR9","doi-asserted-by":"publisher","first-page":"1476","DOI":"10.1109\/43.898827","volume":"19","author":"J. Darringer","year":"2000","unstructured":"Darringer, J., Davidson, E., Hathaway, D., Koenemann, B., Lavin, M., Morrell, J., Rahmat, K., Roesner, W., Schanzenbach, E., Tellez, G., Trevillyan, L.: EDA in IBM: past, present, and future. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a019(12), 1476\u20131497 (2000)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Das, S., Mohanty, R., Dasgupta, P., Chakrabarti, P.P.: Synthesis of system verilog assertions. In: Proceedings of the Conference on Design, Automation and Test in Europe: Designers\u2019 Forum, DATE 2006, Leuven, Belgium, pp. 70\u201375. European Design and Automation Association (2006)","DOI":"10.1109\/DATE.2006.243776"},{"issue":"2","key":"15_CR11","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1109\/TC.2010.165","volume":"60","author":"E. Guralnik","year":"2011","unstructured":"Guralnik, E., Aharoni, M., Birnbaum, A.J., Koyfman, A.: Simulation-based verification of floating-point division. IEEE Trans. Computers\u00a060(2), 176\u2013188 (2011)","journal-title":"IEEE Trans. Computers"},{"key":"15_CR12","unstructured":"International technology roadmap for semiconductors 2009 edition - design. Website, http:\/\/www.itrs.net\/Links\/2009ITRS\/2009Chapters_2009Tables\/2009_Design.pdf"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Kalla, R., Sinharoy, B.: POWER7: IBM\u2019s next generation balanced POWER server chip. In: Hot Chips 21 (2009)","DOI":"10.1109\/HOTCHIPS.2009.7478381"},{"key":"15_CR14","unstructured":"Matalon, S., et al.: Building transaction-based acceleration regression environment using plan-driven verification approach, http:\/\/www.cdnusers.org\/community\/incisive\/Vtp_dvcon2007_tbaregression.pdf"},{"key":"15_CR15","unstructured":"May, C., Silha, E., Simpson, R., Warren, H. (eds.): The PowerPC Architecture. Morgan Kaufmann (1994)"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Moffitt, M.D., G\u00fcnther, G.E.: Scalable scheduling for hardware-accelerated functional verification. In: ICAPS (2011)","DOI":"10.1145\/2024724.2024915"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Naveh, Y., et al.: Constraint-based random stimuli generation for hardware verification. In: AAAI (2006)","DOI":"10.1007\/11564751_120"},{"key":"15_CR18","doi-asserted-by":"crossref","unstructured":"Singerman, E., et al.: Transaction based pre-to-post silicon validation. In: DAC, pp. 564\u2013568 (2011)","DOI":"10.1145\/2024724.2024855"},{"key":"15_CR19","unstructured":"Storm, J.: Random test generators for microprocessor design validation (2006), http:\/\/www.inf.ufrgs.br\/emicro"},{"key":"15_CR20","unstructured":"Wile, B., Goss, J.C., Roesner, W.: Comprehensive Functional Verification - The Complete Industry Cycle. Elsevier (2005)"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-39611-3_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,27]],"date-time":"2022-02-27T05:57:13Z","timestamp":1645941433000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-39611-3_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642396106","9783642396113"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-39611-3_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}