{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:01:17Z","timestamp":1725739277700},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642396106"},{"type":"electronic","value":"9783642396113"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-39611-3_16","type":"book-chapter","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T22:33:07Z","timestamp":1372890787000},"page":"132-147","source":"Crossref","is-referenced-by-count":2,"title":["Coverage-Based Trace Signal Selection for Fault Localisation in Post-silicon Validation"],"prefix":"10.1007","author":[{"given":"Charlie Shucheng","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Georg","family":"Weissenbacher","sequence":"additional","affiliation":[]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"Abramovici, M., Breuer, M.A., Friedman, A.D.: Digital systems testing and testable design. Computer Science Press (1990)"},{"key":"16_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1007\/978-3-642-17071-3_11","volume-title":"Formal Methods for Components and Objects","author":"A. Brillout","year":"2010","unstructured":"Brillout, A., He, N., Mazzucchi, M., Kroening, D., Purandare, M., R\u00fcmmer, P., Weissenbacher, G.: Mutation-based test case generation for simulink models. In: de Boer, F.S., Bonsangue, M.M., Hallerstede, S., Leuschel, M. (eds.) FMCO 2009. LNCS, vol.\u00a06286, pp. 208\u2013227. Springer, Heidelberg (2010)"},{"key":"16_CR3","doi-asserted-by":"publisher","first-page":"1804","DOI":"10.1109\/TCAD.2010.2061270","volume":"29","author":"Y. Chen","year":"2010","unstructured":"Chen, Y., Safarpour, S., Marques-Silva, J., Veneris, A.: Automated design debugging with maximum satisfiability. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)\u00a029, 1804\u20131817 (2010)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Chen, Y., Safarpour, S., Veneris, A., Marques-Silva, J.: Spatial and temporal design debug using partial MaxSAT. In: Great Lakes Symposium on VLSI, pp. 345\u2013350. ACM (2009)","DOI":"10.1145\/1531542.1531621"},{"key":"16_CR5","unstructured":"Cheng, K.-T., Wang, L.-C.: Automatic test pattern generation. In: EDA for IC System Design, Verification, and Testing. CRC Press (2006)"},{"issue":"3","key":"16_CR6","first-page":"250","volume":"22","author":"W. Craig","year":"1957","unstructured":"Craig, W.: Linear reasoning. A new form of the Herbrand-Gentzen theorem\u00a022(3), 250\u2013268 (1957)","journal-title":"A new form of the Herbrand-Gentzen theorem"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"De Paula, F.M., Gort, M., Hu, A.J., Wilton, S.J.E., Yang, J.: Backspace: formal analysis for post-silicon debug. In: Formal Methods in Computer-Aided Design (FMCAD), pp. 5:1\u20135:10. IEEE (2008)","DOI":"10.1109\/FMCAD.2008.ECP.9"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"de Paula, F.M., Nahir, A., Nevo, Z., Orni, A., Hu, A.J.: TAB-Backspace: unlimited-length trace buffers with zero additional on-chip overhead. In: Proceedings of the 48th Design Automation Conference (DAC), pp. 411\u2013416. ACM (2011)","DOI":"10.1145\/2024724.2024821"},{"key":"16_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"502","DOI":"10.1007\/978-3-540-24605-3_37","volume-title":"Theory and Applications of Satisfiability Testing","author":"N. E\u00e9n","year":"2004","unstructured":"E\u00e9n, N., S\u00f6rensson, N.: An extensible SAT-solver. In: Giunchiglia, E., Tacchella, A. (eds.) SAT 2003. LNCS, vol.\u00a02919, pp. 502\u2013518. Springer, Heidelberg (2004)"},{"key":"16_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1007\/11814948_25","volume-title":"Theory and Applications of Satisfiability Testing - SAT 2006","author":"Z. Fu","year":"2006","unstructured":"Fu, Z., Malik, S.: On solving the partial MAX-SAT problem. In: Biere, A., Gomes, C.P. (eds.) SAT 2006. LNCS, vol.\u00a04121, pp. 252\u2013265. Springer, Heidelberg (2006)"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Hung, E., Wilton, S.: On evaluating signal selection algorithms for post-silicon debug. In: Quality Electronic Design, ISQED (March 2011)","DOI":"10.1109\/ISQED.2011.5770739"},{"issue":"11","key":"16_CR12","doi-asserted-by":"publisher","first-page":"1790","DOI":"10.1109\/TCAD.2010.2061370","volume":"29","author":"B. Keng","year":"2010","unstructured":"Keng, B., Safarpour, S., Veneris, A.G.: Bounded model debugging. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)\u00a029(11), 1790\u20131803 (2010)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"16_CR13","unstructured":"Marques-Silva, J., Janota, M., Lynce, I.: On computing backbones of propositional theories. In: European Conference on Artificial Intelligence (ECAI), pp. 15\u201320. IOS Press (2010)"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Moskewicz, M.W., Madigan, C.F., Zhao, Y., Zhang, L., Malik, S.: Chaff: engineering an efficient SAT solver. In: Design Automation Conference (DAC), pp. 530\u2013535. ACM (2001)","DOI":"10.1145\/378239.379017"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Prabhakar, S., Hsiao, M.: Multiplexed trace signal selection using non-trivial implication-based correlation. In: Quality Electronic Design (ISQED), pp. 697\u2013704 (2010)","DOI":"10.1109\/ISQED.2010.5450503"},{"issue":"1","key":"16_CR16","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1016\/0004-3702(87)90062-2","volume":"32","author":"R. Reiter","year":"1987","unstructured":"Reiter, R.: A theory of diagnosis from first principles. Artificial Intelligence\u00a032(1), 57\u201395 (1987)","journal-title":"Artificial Intelligence"},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"Safarpour, S., Mangassarian, H., Veneris, A.G., Liffiton, M.H., Sakallah, K.A.: Improved design debugging using maximum satisfiability. In: Formal Methods in Computer-Aided Design (FMCAD), pp. 13\u201319. IEEE (2007)","DOI":"10.1109\/FMCAD.2007.4401977"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"S\u00fclflow, A., Fey, G., Bloem, R., Drechsler, R.: Using unsatisfiable cores to debug multiple design errors. In: Great Lakes Symposium on VLSI, pp. 77\u201382. ACM (2008)","DOI":"10.1145\/1366110.1366131"},{"issue":"3","key":"16_CR19","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1109\/TCAD.2011.2171184","volume":"31","author":"J.-S. Yang","year":"2012","unstructured":"Yang, J.-S., Touba, N.A.: Efficient trace signal selection for silicon debug by error transmission analysis. IEEE Transactions on CAD of Integrated Circuits and Systems\u00a031(3), 442\u2013446 (2012)","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"key":"16_CR20","doi-asserted-by":"crossref","unstructured":"Yang, Y.-S., Keng, B., Nicolici, N., Veneris, A.G., Safarpour, S.: Automated silicon debug data analysis techniques for a hardware data acquisition environment. In: International Symposium on Quality of Electronic Design. IEEE (2010)","DOI":"10.1109\/ISQED.2010.5450506"},{"key":"16_CR21","unstructured":"Zhu, C.S., Weissenbacher, G., Malik, S.: Post-silicon fault localisation using maximum satisfiability and backbones. In: Formal Methods in Computer-Aided Design (FMCAD). IEEE (2011)"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-39611-3_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T10:12:58Z","timestamp":1557915178000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-39611-3_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642396106","9783642396113"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-39611-3_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}