{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:01:32Z","timestamp":1725739292404},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642396106"},{"type":"electronic","value":"9783642396113"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-39611-3_25","type":"book-chapter","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T22:33:07Z","timestamp":1372890787000},"page":"266-273","source":"Crossref","is-referenced-by-count":1,"title":["Towards Beneficial Hardware Acceleration in HAVEN: Evaluation of Testbed Architectures"],"prefix":"10.1007","author":[{"given":"Marcela","family":"\u0160imkov\u00e1","sequence":"first","affiliation":[]},{"given":"Ond\u0159ej","family":"Leng\u00e1l","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","unstructured":"\u0160imkov\u00e1, M., Leng\u00e1l, O.: Towards Beneficial Hardware Acceleration in HAVEN: Evaluation of Testbed Architectures. Technical Report FIT-TR-2012-03, FIT BUT (2012), \n                  \n                    http:\/\/www.fit.vutbr.cz\/~ilengal\/pub\/FIT-TR-2012-03.pdf"},{"key":"25_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1007\/978-3-642-34188-5_22","volume-title":"Hardware and Software: Verification and Testing","author":"M. \u0160imkov\u00e1","year":"2012","unstructured":"\u0160imkov\u00e1, M., Leng\u00e1l, O., Kajan, M.: HAVEN: An Open Framework for FPGA-Accelerated Functional Verification of Hardware. In: Eder, K., Louren\u00e7o, J., Shehory, O. (eds.) HVC 2011. LNCS, vol.\u00a07261, pp. 247\u2013253. Springer, Heidelberg (2012)"},{"key":"25_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1007\/978-3-642-19583-9_10","volume-title":"HVC 2010","author":"A. Adir","year":"2011","unstructured":"Adir, A., Nahir, A., Ziv, A., Meissner, C., Schumann, J.: Reaching Coverage Closure in Post-silicon Validation. In: Barner, S., Kroening, D., Raz, O. (eds.) HVC 2010. LNCS, vol.\u00a06504, pp. 60\u201375. Springer, Heidelberg (2011)"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Henftling, R., Zinn, A., Bauer, M., Zambaldi, M., Ecker, W.: Re-Use-Centric Architecture for a Fully Accelerated Testbench Environment. In: Proc. of DAC 2003, pp. 372\u2013375. ACM (2003)","DOI":"10.1145\/775925.775929"},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"Kakoee, M.R., Riazati, M., Mohammadi, S.: Generating RTL Synthesizable Code from Behavioral Testbenches for Hardware-Accelerated Verification. In: Proc. of DSD 2008, pp. 714\u2013720. IEEE (2008)","DOI":"10.1109\/DSD.2008.128"},{"key":"25_CR6","unstructured":"Kim, Y.-I., Kyung, C.-M.: Automatic Translation of Behavioral Testbench for Fully Accelerated Simulation. In: Proc. of ICCAD 2004, pp. 218\u2013221. IEEE (2004)"},{"key":"25_CR7","unstructured":"Mentor Graphics. Veloce2 (2012), \n                  \n                    http:\/\/www.mentor.com\/products\/fv\/emulation-systems\/veloce\/"},{"key":"25_CR8","unstructured":"Cadence. Transaction-based Acceleration, TBA (2012), \n                  \n                    http:\/\/www.cadence.com\/products\/sd\/pages\/transactionacc.aspx"},{"key":"25_CR9","unstructured":"Huang, C.-Y., Yin, Y.-F., Hsu, C.-J., Huang, T.B., Chang, T.M.: SoC HW\/SW Verification and Validation. In: Proc. of ASPDAC 2011. IEEE (2011)"},{"key":"25_CR10","unstructured":"HT-LAB. Mersenne Twister, MT32: Pseudo Random Number Generator for Xilinx FPGA (2007), \n                  \n                    http:\/\/www.ht-lab.com\/freecores\/mt32\/mersenne.html"},{"key":"25_CR11","unstructured":"Synopsys. FPGA-Based Prototyping (2012), \n                  \n                    http:\/\/www.synopsys.com\/Systems\/FPGABasedPrototyping\/Pages\/default.aspx"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-39611-3_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T10:10:53Z","timestamp":1557915053000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-39611-3_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642396106","9783642396113"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-39611-3_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}