{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,29]],"date-time":"2025-12-29T11:46:35Z","timestamp":1767008795168},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642401831"},{"type":"electronic","value":"9783642401848"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-40184-8_3","type":"book-chapter","created":{"date-parts":[[2013,7,22]],"date-time":"2013-07-22T21:50:56Z","timestamp":1374529856000},"page":"25-43","source":"Crossref","is-referenced-by-count":27,"title":["Impact of Resource Sharing on Performance and Performance Prediction: A Survey"],"prefix":"10.1007","author":[{"given":"Andreas","family":"Abel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Benz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johannes","family":"Doerfert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Barbara","family":"D\u00f6rr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Hahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Haupenthal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Jacobs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir H.","family":"Moin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Reineke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernhard","family":"Schommer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reinhard","family":"Wilhelm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2010.78","volume":"30","author":"T. Ungerer","year":"2010","unstructured":"Ungerer, T., Cazorla, F., Sainrat, P., Bernat, G., Petrov, Z., Rochange, C., Quinones, E., Gerdes, M., Paolieri, M., Wolf, J., Casse, H., Uhrig, S., Guliashvili, I., Houston, M., Kluge, F., Metzlaff, S., Mische, J.: Merasa: Multicore execution of hard real-time applications supporting analyzability. IEEE Micro\u00a030, 66\u201375 (2010)","journal-title":"IEEE Micro"},{"issue":"7","key":"3_CR2","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R. Wilhelm","year":"2009","unstructured":"Wilhelm, R., Grund, D., Reineke, J., Schlickling, M., Pister, M., Ferdinand, C.: Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a028(7), 966\u2013978 (2009)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"unstructured":"FlexRay Consortium: FlexRay, \n                    \n                      http:\/\/www.flexray.com\/","key":"3_CR3"},{"unstructured":"BMW: BMW technology guide: Flex Ray, \n                    \n                      http:\/\/www.bmw.com\/com\/en\/insights\/technology\/technology_guide\/articles\/flex_ray.html","key":"3_CR4"},{"unstructured":"Robert Bosch GmbH: FlexRay communication controller IP, \n                    \n                      http:\/\/www.bosch-semiconductors.de\/en\/ipmodules\/flexray\/flexray.asp","key":"3_CR5"},{"key":"3_CR6","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1109\/RTAS.2010.24","volume-title":"Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2010","author":"A. Schranzhofer","year":"2010","unstructured":"Schranzhofer, A., Chen, J.J., Thiele, L.: Timing analysis for TDMA arbitration in resource sharing systems. In: Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2010, pp. 215\u2013224. IEEE Computer Society, Washington, DC (2010)"},{"key":"3_CR7","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1109\/TC.2009.156","volume":"59","author":"R. Pellizzoni","year":"2010","unstructured":"Pellizzoni, R., Caccamo, M.: Impact of peripheral-processor interference on WCET analysis of real-time embedded systems. IEEE Transactions on Computers\u00a059, 400\u2013415 (2010)","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"Pellizzoni, R., Schranzhofer, A., Chen, J.J., Caccamo, M., Thiele, L.: Worst case delay analysis for memory interference in multicore systems. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2010, 3001 Leuven, Belgium, pp. 741\u2013746. European Design and Automation Association (2010)","key":"3_CR8","DOI":"10.1109\/DATE.2010.5456952"},{"key":"3_CR9","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1109\/RTAS.2011.28","volume-title":"Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011","author":"A. Schranzhofer","year":"2011","unstructured":"Schranzhofer, A., Pellizzoni, R., Chen, J.J., Thiele, L., Caccamo, M.: Timing analysis for resource access interference on adaptive resource arbiters. In: Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011, pp. 213\u2013222. IEEE Computer Society, Washington, DC (2011)"},{"key":"3_CR10","first-page":"49","volume-title":"Proceedings of the 28th IEEE International Real-Time Systems Symposium, RTSS 2007","author":"J. Rosen","year":"2007","unstructured":"Rosen, J., Andrei, A., Eles, P., Peng, Z.: Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In: Proceedings of the 28th IEEE International Real-Time Systems Symposium, RTSS 2007, pp. 49\u201360. IEEE Computer Society, Washington, DC (2007)"},{"key":"3_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1007\/978-3-642-28293-5_9","volume-title":"Architecture of Computing Systems \u2013 ARCS 2012","author":"F. Boniol","year":"2012","unstructured":"Boniol, F., Cass\u00e9, H., Noulard, E., Pagetti, C.: Deterministic execution model on COTS hardware. In: Herkersdorf, A., R\u00f6mer, K., Brinkschulte, U. (eds.) ARCS 2012. LNCS, vol.\u00a07179, pp. 98\u2013110. Springer, Heidelberg (2012)"},{"issue":"1","key":"3_CR12","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/18.61109","volume":"37","author":"R.L. Cruz","year":"1991","unstructured":"Cruz, R.L.: A calculus for network delay. IEEE Transactions on Information Theory\u00a037(1), 114\u2013141 (1991)","journal-title":"IEEE Transactions on Information Theory"},{"issue":"6","key":"3_CR13","doi-asserted-by":"publisher","first-page":"649","DOI":"10.1007\/s10009-006-0019-5","volume":"8","author":"E. Wandeler","year":"2006","unstructured":"Wandeler, E., Thiele, L., Verhoef, M., Lieverse, P.: System architecture evaluation using modular performance analysis: a case study. Int. J. Softw. Tools Technol. Transf.\u00a08(6), 649\u2013667 (2006)","journal-title":"Int. J. Softw. Tools Technol. Transf."},{"issue":"2","key":"3_CR14","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s11241-007-9032-3","volume":"37","author":"J. Reineke","year":"2007","unstructured":"Reineke, J., Grund, D., Berg, C., Wilhelm, R.: Timing predictability of cache replacement policies. Real-Time Systems\u00a037(2), 99\u2013122 (2007)","journal-title":"Real-Time Systems"},{"key":"3_CR15","first-page":"89","volume-title":"Proceedings of the 4th ACM European conference on Computer systems, EuroSys 2009","author":"X. Zhang","year":"2009","unstructured":"Zhang, X., Dwarkadas, S., Shen, K.: Towards practical page coloring-based multicore cache management. In: Proceedings of the 4th ACM European conference on Computer systems, EuroSys 2009, pp. 89\u2013102. ACM, New York (2009)"},{"key":"3_CR16","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1145\/1391469.1391545","volume-title":"Proceedings of the 45th Annual Design Automation Conference, DAC 2008","author":"V. Suhendra","year":"2008","unstructured":"Suhendra, V., Mitra, T.: Exploring locking & partitioning for predictable shared caches on multi-cores. In: Proceedings of the 45th Annual Design Automation Conference, DAC 2008, pp. 300\u2013303. ACM, New York (2008)"},{"issue":"2","key":"3_CR17","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1145\/1273440.1250671","volume":"35","author":"K.J. Nesbit","year":"2007","unstructured":"Nesbit, K.J., Laudon, J., Smith, J.E.: Virtual private caches. SIGARCH Comput. Archit. News\u00a035(2), 57\u201368 (2007)","journal-title":"SIGARCH Comput. Archit. News"},{"doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In: IEEE\/ACM International Symposium on Microarchitecture, MICRO 2006, pp. 423\u2013432. IEEE Computer Society (2006)","key":"3_CR18","DOI":"10.1109\/MICRO.2006.49"},{"key":"3_CR19","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1145\/1555754.1555778","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009","author":"Y. Xie","year":"2009","unstructured":"Xie, Y., Loh, G.H.: PIPP: promotion\/insertion pseudo-partitioning of multi-core shared caches. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009, pp. 174\u2013183. ACM, New York (2009)"},{"issue":"3a","key":"3_CR20","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1145\/325096.325161","volume":"18","author":"G. Taylor","year":"1990","unstructured":"Taylor, G., Davies, P., Farmwald, M.: The TLB slice \u2013 a low-cost high-speed address translation mechanism. SIGARCH Comput. Archit. News\u00a018(3a), 355\u2013363 (1990)","journal-title":"SIGARCH Comput. Archit. News"},{"unstructured":"Tam, D., Azimi, R., Soares, L., Stumm, M.: Managing shared L2 caches on multicore systems in software. In: Workshop on the Interaction between Operating Systems and Computer Architecture (2007)","key":"3_CR21"},{"doi-asserted-by":"crossref","unstructured":"Zhao, L., Iyer, R., Illikkal, R., Moses, J., Makineni, S., Newell, D.: CacheScouts: Fine-grain monitoring of shared caches in CMP platforms. In: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007, pp. 339\u2013352. IEEE Computer Society, Washington, DC (2007)","key":"3_CR22","DOI":"10.1109\/PACT.2007.4336224"},{"key":"3_CR23","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1145\/1629335.1629369","volume-title":"Proceedings of the Seventh ACM International Conference on Embedded Software, EMSOFT 2009","author":"N. Guan","year":"2009","unstructured":"Guan, N., Stigge, M., Yi, W., Yu, G.: Cache-aware scheduling and analysis for multicores. In: Proceedings of the Seventh ACM International Conference on Embedded Software, EMSOFT 2009, pp. 245\u2013254. ACM, New York (2009)"},{"doi-asserted-by":"crossref","unstructured":"Akesson, B., Goossens, K., Ringhofer, M.: Predator: a predictable SDRAM memory controller. In: CODES+ISSS, pp. 251\u2013256. ACM (2007)","key":"3_CR24","DOI":"10.1145\/1289816.1289877"},{"issue":"4","key":"3_CR25","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/LES.2010.2041634","volume":"1","author":"M. Paolieri","year":"2010","unstructured":"Paolieri, M., Qui\u00f1ones, E., Cazorla, F., Valero, M.: An analyzable memory controller for hard real-time CMPs. IEEE Embedded Systems Letters\u00a01(4), 86\u201390 (2010)","journal-title":"IEEE Embedded Systems Letters"},{"key":"3_CR26","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1145\/2039370.2039388","volume-title":"Proceedings of the Seventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS 2011","author":"J. Reineke","year":"2011","unstructured":"Reineke, J., Liu, I., Patel, H.D., Kim, S., Lee, E.A.: PRET DRAM controller: bank privatization for predictability and temporal isolation. In: Proceedings of the Seventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS 2011, pp. 99\u2013108. ACM, New York (2011)"},{"doi-asserted-by":"crossref","unstructured":"Radojkovi\u0107, P., Girbal, S., Grasset, A., Qui\u00f1ones, E., Yehia, S., Cazorla, F.J.: On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. ACM Trans. Archit. Code Optim. (2012)","key":"3_CR27","DOI":"10.1145\/2086696.2086713"},{"doi-asserted-by":"crossref","unstructured":"Nowotsch, J., Paulitsch, M.: Leveraging multi-core computing architectures in avionics. In: EDCC (2012)","key":"3_CR28","DOI":"10.1109\/EDCC.2012.27"},{"doi-asserted-by":"crossref","unstructured":"Fernandez, M., Gioiosa, R., Qui\u00f1ones, E., Fossati, L., Zulianello, M., Cazorla, F.J.: Assessing the suitability of the NGMP multi-core processor in the space domain. In: EMSOFT (2012)","key":"3_CR29","DOI":"10.1145\/2380356.2380389"}],"container-title":["Lecture Notes in Computer Science","CONCUR 2013 \u2013 Concurrency Theory"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-40184-8_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T22:46:25Z","timestamp":1557960385000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-40184-8_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642401831","9783642401848"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-40184-8_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}