{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T05:26:00Z","timestamp":1769837160337,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642403484","type":"print"},{"value":"9783642403491","type":"electronic"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-40349-1_10","type":"book-chapter","created":{"date-parts":[[2013,7,19]],"date-time":"2013-07-19T14:36:58Z","timestamp":1374244618000},"page":"159-178","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":40,"title":["On Measurable Side-Channel Leaks Inside ASIC Design Primitives"],"prefix":"10.1007","author":[{"given":"Takeshi","family":"Sugawara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minoru","family":"Saeki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuru","family":"Shiozaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Fujino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","unstructured":"Takahashi, Y.: Cryptographic Module Evaluation Methods for Resistance against Power Analysis Attacks. Doctoral thesis, Yokohama National University (2012)"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. CRYPTO (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"10_CR3","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer (2007)"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Suzuki, D., Saeki, M., Ichikawa, T.: DPA Leakage Models for CMOS Logic Circuits. CHES (2005)","DOI":"10.1007\/11545262_27"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Maghrebi, H., Prouff, E., Guilley, S., Danger, J.-L.: A First-Order Leak-Free Masking Countermeasure. CT-RSA (2012)","DOI":"10.1007\/978-3-642-27954-6_10"},{"key":"10_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/978-3-642-15031-9_9","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"A. Moradi","year":"2010","unstructured":"Moradi, A., Mischke, O., Eisenbarth, T.: Correlation-Enhanced Power Analysis Collision Attack. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol.\u00a06225, pp. 125\u2013139. Springer, Heidelberg (2010)"},{"issue":"1","key":"10_CR7","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1016\/j.vlsi.2005.12.013","volume":"40","author":"E. Peeters","year":"2007","unstructured":"Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Power and electromagnetic analysis: Improved model, consequences and comparisons. Integration, the VLSI Journal\u00a040(1), 52\u201360 (2007)","journal-title":"Integration, the VLSI Journal"},{"key":"10_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1007\/11894063_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"S. Mangard","year":"2006","unstructured":"Mangard, S., Schramm, K.: Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 76\u201390. Springer, Heidelberg (2006)"},{"key":"10_CR9","unstructured":"Suzuki, D., Saeki, M., Ichikawa, T.: Random Switching Logic: A Countermeasure against DPA based on Transition Probability. IACR Cryptology ePrint Archive 2004: 346 (2004)"},{"key":"10_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"320","DOI":"10.1007\/978-3-642-15031-9_22","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"Y. Li","year":"2010","unstructured":"Li, Y., Sakiyama, K., Gomisawa, S., Fukunaga, T., Takahashi, J., Ohta, K.: Fault Sensitivity Analysis. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol.\u00a06225, pp. 320\u2013334. Springer, Heidelberg (2010)"},{"key":"10_CR11","unstructured":"Silicon zoo, Megamos chip XOR gate, \n                      http:\/\/www.siliconzoo.org\/megamos.html"},{"key":"10_CR12","unstructured":"Hoogvorst, P., Duc, G., Danger, J.-L.: Software Implementation of Dual-Rail Representation. In: COSADE 2011 (2011)"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Shah, S., Velegalati, R., Kaps, J.-P., Hwang, D.: Investigation of DPA Resistance of Block RAMs in Cryptographic Implementations on FPGAs. Reconfig 2010 (2010)","DOI":"10.1109\/ReConFig.2010.80"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Konur, E., Ozelci, Y., Arikan, E., Eksi, U.: Power Analysis Resistant SRAM. In: WAC 2006 (2006)","DOI":"10.1109\/WAC.2006.375932"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Ro\u017ei\u0107, V., Dehaene, W., Verbaushede, I.: Design Solutions for Securing SRAM Cell Against Power Analysis. In: HOST 2012 (2012)","DOI":"10.1109\/HST.2012.6224331"},{"key":"10_CR16","unstructured":"Side-channel Attack Standard Evaluation Board (SASEBO-RII), \n                      http:\/\/www.morita-tech.co.jp\/SAKURA\/en\/hardware\/SASEBO-RII.html"},{"key":"10_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1007\/978-3-540-74462-7_10","volume-title":"Selected Areas in Cryptography","author":"K. Tiri","year":"2007","unstructured":"Tiri, K., Schaumont, P.: Changing the Odds against Masked Logic. In: Biham, E., Youssef, A.M. (eds.) SAC 2006. LNCS, vol.\u00a04356, pp. 134\u2013146. Springer, Heidelberg (2007)"},{"key":"10_CR18","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: DATE 2004 (2004)"},{"key":"10_CR19","unstructured":"Uyemura, J.P.: Introduction to VLSI Circuits and Systems. Wiley (2001)"},{"key":"10_CR20","unstructured":"Hashimoto, Y., Iwai, K., Shiozaki, M., Asagawa, S., Ukai, S., Fujino, T.: AES Cryptographic Circuit utilizing Dual-Rail RSL Memory Technique. In: The 29th Symposium on Cryptography and Information Security (2012) (in Japanese)"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2013"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-40349-1_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:39:23Z","timestamp":1630456763000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-40349-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642403484","9783642403491"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-40349-1_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}