{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:35:06Z","timestamp":1725744906386},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642404498"},{"type":"electronic","value":"9783642404504"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-40450-4_3","type":"book-chapter","created":{"date-parts":[[2013,8,16]],"date-time":"2013-08-16T03:22:47Z","timestamp":1376623367000},"page":"25-36","source":"Crossref","is-referenced-by-count":3,"title":["Empirical Evaluation of the Parallel Distribution Sweeping Framework on Multicore Architectures"],"prefix":"10.1007","author":[{"given":"Deepak","family":"Ajwani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nodari","family":"Sitchinava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"9","key":"3_CR1","doi-asserted-by":"publisher","first-page":"1116","DOI":"10.1145\/48529.48535","volume":"31","author":"A. Aggarwal","year":"1988","unstructured":"Aggarwal, A., Vitter, J.S.: The input\/output complexity of sorting and related problems. Communications of the ACM\u00a031(9), 1116\u20131127 (1988)","journal-title":"Communications of the ACM"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Ajwani, D., Sitchinava, N.: Empirical evaluation of the parallel distribution sweeping framework on multicore architectures. CoRR abs\/1306.4521 (2013)","DOI":"10.1007\/978-3-642-40450-4_3"},{"key":"3_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/978-3-642-15781-3_7","volume-title":"Algorithms \u2013 ESA 2010","author":"D. Ajwani","year":"2010","unstructured":"Ajwani, D., Sitchinava, N., Zeh, N.: Geometric algorithms for private-cache chip multiprocessors. In: de Berg, M., Meyer, U. (eds.) ESA 2010, Part II. LNCS, vol.\u00a06347, pp. 75\u201386. Springer, Heidelberg (2010)"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Ajwani, D., Sitchinava, N., Zeh, N.: I\/O-optimal distribution sweeping on private-cache chip multiprocessors. In: IPDPS, pp. 1114\u20131123 (2011)","DOI":"10.1109\/IPDPS.2011.106"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Arge, L., Goodrich, M.T., Nelson, M.J., Sitchinava, N.: Fundamental parallel algorithms for private-cache chip multiprocessors. In: SPAA, pp. 197\u2013206 (2008)","DOI":"10.1145\/1378533.1378573"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Bender, M.A., Farach-Colton, M., Fineman, J.T., Fogel, Y.R., Kuszmaul, B.C., Nelson, J.: Cache-oblivious streaming B-trees. In: SPAA, pp. 81\u201392 (2007)","DOI":"10.1145\/1248377.1248393"},{"issue":"9","key":"3_CR7","doi-asserted-by":"publisher","first-page":"643","DOI":"10.1109\/TC.1979.1675432","volume":"28","author":"J.L. Bentley","year":"1979","unstructured":"Bentley, J.L., Ottmann, T.A.: Algorithms for reporting and counting geometric intersections. IEEE Transactions on Computers\u00a028(9), 643\u2013647 (1979)","journal-title":"IEEE Transactions on Computers"},{"key":"3_CR8","unstructured":"Blelloch, G.E.: Prefix sums and their applications. In: Reif, J.H. (ed.) Synthesis of Parallel Algorithms, pp. 35\u201360. Morgan Kaufmann Publishers (1993)"},{"key":"3_CR9","unstructured":"Blelloch, G.E., Chowdhury, R.A., Gibbons, P.B., Ramachandran, V., Chen, S., Kozuch, M.: Provably good multicore cache performance for divide-and-conquer algorithms. In: SODA, pp. 501\u2013510 (2008)"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Blelloch, G.E., Fineman, J.T., Gibbons, P.B., Simhadri, H.V.: Scheduling irregular parallel computations on hierarchical caches. In: SPAA, pp. 355\u2013366. ACM (2011)","DOI":"10.1145\/1989493.1989553"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Brodal, G.S., Fagerberg, R., Vinther, K.: Engineering a cache-oblivious sorting algorithm. ACM Journal of Experimental Algorithmics\u00a012 (2007)","DOI":"10.1145\/1227161.1227164"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Chowdhury, R.A., Ramachandran, V.: The cache-oblivious gaussian elimination paradigm: Theoretical framework, parallelization and experimental evaluation. In: SPAA, pp. 71\u201380 (2007)","DOI":"10.1145\/1248377.1248392"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Chowdhury, R.A., Ramachandran, V.: Cache-efficient dynamic programming for multicores. In: SPAA, pp. 207\u2013216 (2008)","DOI":"10.1145\/1378533.1378574"},{"key":"3_CR14","unstructured":"Goodrich, M.T., Tsay, J.J., Vengroff, D.E., Vitter, J.S.: External-memory computational geometry. In: FOCS, pp. 714\u2013723 (1993)"},{"issue":"6","key":"3_CR15","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1524\/itit.2011.0652","volume":"53","author":"S. Kang","year":"2011","unstructured":"Kang, S., Ediger, D., Bader, D.A.: Algorithm engineering challenges in multicore and manycore systems. IT - Information Technology\u00a053(6), 266\u2013273 (2011)","journal-title":"IT - Information Technology"},{"key":"3_CR16","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1007\/s00453-002-0993-2","volume":"35","author":"K. Mehlhorn","year":"2003","unstructured":"Mehlhorn, K., Sanders, P.: Scanning multiple sequences via cache memory. Algorithmica\u00a035, 75\u201393 (2003), 10.1007\/s00453-002-0993-2","journal-title":"Algorithmica"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Shamos, M.I., Hoey, D.: Geometric intersection problems. In: FOCS, pp. 208\u2013215. IEEE Computer Society Press (1976)","DOI":"10.1109\/SFCS.1976.16"},{"key":"3_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"682","DOI":"10.1007\/978-3-540-74466-5_72","volume-title":"Euro-Par 2007 Parallel Processing","author":"J. Singler","year":"2007","unstructured":"Singler, J., Sanders, P., Putze, F.: MCSTL: The multi-core standard template library. In: Kermarrec, A.-M., Boug\u00e9, L., Priol, T. (eds.) Euro-Par 2007. LNCS, vol.\u00a04641, pp. 682\u2013694. Springer, Heidelberg (2007)"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Sitchinava, N., Zeh, N.: A parallel buffer tree. In: SPAA, pp. 214\u2013223 (2012)","DOI":"10.1145\/2312005.2312046"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Tang, Y., Chowdhury, R.A., Kuszmaul, B.C., Luk, C.K., Leiserson, C.E.: The Pochoir stencil compiler. In: SPAA, pp. 117\u2013128 (2011)","DOI":"10.1145\/1989493.1989508"}],"container-title":["Lecture Notes in Computer Science","Algorithms \u2013 ESA 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-40450-4_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T16:52:18Z","timestamp":1558025538000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-40450-4_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642404498","9783642404504"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-40450-4_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}