{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T07:11:31Z","timestamp":1766301091293},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642408199"},{"type":"electronic","value":"9783642408205"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-40820-5_15","type":"book-chapter","created":{"date-parts":[[2013,9,12]],"date-time":"2013-09-12T07:19:38Z","timestamp":1378970378000},"page":"167-178","source":"Crossref","is-referenced-by-count":3,"title":["Software\/Hardware Hybrid Network-on-Chip Simulation on FPGA"],"prefix":"10.1007","author":[{"given":"Youhui","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Peng","family":"Qu","sequence":"additional","affiliation":[]},{"given":"Ziqiang","family":"Qian","sequence":"additional","affiliation":[]},{"given":"Hongwei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Weimin","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of Design Automation Conference (DAC 2001), Las Vegas, USA, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"15_CR2","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., Micheli, G.D.: Networks on chips: a new SoC paradigm. IEEE Computer\u00a035, 70\u201378 (2002)","journal-title":"IEEE Computer"},{"key":"15_CR3","volume-title":"Principles and Practices of Interconnection Networks","author":"W. Dally","year":"2003","unstructured":"Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2003)"},{"key":"15_CR4","unstructured":"Lis, M., Shim, K.S., Cho, M.H., Ren, P., Khan, O., Devadas, S.: DARSIM: a Parallel Cycle-Level NoC Simulator. In: Proceeding of 6th Annual Workshop on Modeling, Benchmarking and Simulation (June 2010)"},{"key":"15_CR5","unstructured":"Genko, N., Atienza, D., De Micheli, G., Mendias, J., Hermida, R., Catthoor, F.: A complete network-on-chip emulation framework. In: Proceeding of Design, Automation and Test in Europe, DATE (March 2005)"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Krasteva, Y., Criado, F., de la Torre, E., Riesgo, T.: A Fast Emulation-Based NoC Prototyping Framework. In: Proceedings of International Conference on Reconfigurable Computing and FPGAs (December 2008)","DOI":"10.1109\/ReConFig.2008.74"},{"key":"15_CR7","unstructured":"Schelle, G., Grunwald, D.: Onchip interconnect exploration for multicore processors utilizing FPGAs. In: Proceedings of 2nd Workshop on Architecture Research using FPGA Platforms (2006)"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Wolkotte, P., Holzenspies, P., Smit, G.: Fast, Accurate and Detailed NoC Simulations. In: Proceedings of First International Symposium on Networks-on-Chip, NOCS 2007 (May 2007)","DOI":"10.1109\/NOCS.2007.18"},{"key":"15_CR9","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M.K. Martin","year":"2005","unstructured":"Martin, M.M.K., Sorin, D.J., Beckmann, B.M., et al.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. ACM SIGARCH Computer Architecture News\u00a033, 92\u201399 (2005)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"4","key":"15_CR10","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/1054907.1054914","volume":"31","author":"N. Hardavellas","year":"2004","unstructured":"Hardavellas, N., Somogyi, S., Wenisch, T.F., Wunderlich, R.E., Chen, S., Kim, J., Falsafi, B., Hoe, J.C., Nowatzyk, A.G.: SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Perform. Eval. Rev.\u00a031(4), 31\u201334 (2004)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"15_CR11","unstructured":"Wang, D., Jerger, N.E., Steffan, Gregory Steffan, J.: DART: a programmable architecture for NoC simulation on FPGAs. In: Proceedings of the Fifth ACM\/IEEE International Symposium on Networks-on-Chip (2011)"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Chung, E.S., Papamichael, M.K., Nurvitadhi, E., Hoe, J.C., Falsafi, B., Mai, K.: ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs. ACM Transactions on Reconfigurable Technology and Systems\u00a02(2) (June 2009)","DOI":"10.1145\/1534916.1534925"},{"key":"15_CR13","unstructured":"Asanovi\u0107, K., Patterson, D., Tan, Z., Waterman, A., Avizienis, R., Lee, Y.: RAMP Gold: An FPGA-based Architecture Simulator for Multiprocessors. In: Proceedings of Design Automation Conference, DAC 2010 (2010)"},{"key":"15_CR14","unstructured":"Liu, G.X., Li, G.H., Gao, P., Qu, H., Liu, Z.Y., Wang, H.X., Xue, Y.B., Wang, D.S.: Cycle-Accurate 64+Core FPGA-Based Hybrid Simulator. In: Proceedings of 5th Annual Workshop on Architectural Research Prototyping (2010)"},{"key":"15_CR15","unstructured":"Jiang, N., Michelogiannakis, G., Becker, D., et al.: BookSim 2.0 User\u2019s Guide (2003), \n                    \n                      https:\/\/nocs.stanford.edu\/cgi-bin\/trac.cgi\/raw-attachment\/wiki\/Resources\/BookSim\/manual.pdf"},{"key":"15_CR16","unstructured":"Berkowits, S.: Pin - A Dynamic Binary Instrumentation Tool, \n                    \n                      http:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-40820-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T02:34:25Z","timestamp":1558060465000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-40820-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642408199","9783642408205"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-40820-5_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}