{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T22:34:44Z","timestamp":1725748484889},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642408199"},{"type":"electronic","value":"9783642408205"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-40820-5_22","type":"book-chapter","created":{"date-parts":[[2013,9,12]],"date-time":"2013-09-12T07:19:38Z","timestamp":1378970378000},"page":"257-268","source":"Crossref","is-referenced-by-count":0,"title":["Asymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures"],"prefix":"10.1007","author":[{"given":"Tao","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Xiaohui","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Shu","sequence":"additional","affiliation":[]},{"given":"Min-You","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Kumar, R., Tullsen, D.M., Ranganathan, P., Jouppi, N.P., Farkas, K.I.: Single-isa heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA 2004). IEEE Computer Society (2004)","DOI":"10.1145\/1028176.1006707"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Balakrishnan, S., Rajwar, R., Upton, M., Lai, K.: The impact of performance asymmetry in emerging multicore architectures. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA 2005), pp. 506\u2013517. IEEE Computer Society (2005)","DOI":"10.1145\/1080695.1070012"},{"issue":"7","key":"22_CR3","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MC.2008.209","volume":"41","author":"M. Hill","year":"2008","unstructured":"Hill, M., Marty, M.: Amdahl\u2019s law in the multicore era. J. Computer\u00a041(7), 33\u201338 (2008)","journal-title":"J. Computer"},{"issue":"1","key":"22_CR4","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1006\/jpdc.1996.0107","volume":"37","author":"R.D. Blumofe","year":"1996","unstructured":"Blumofe, R.D., Joerg, C.F., Kuszmaul, B.C., Leiserson, C.E., Randall, K.H., Zhou, Y.: Cilk: An efficient multithreaded runtime system. Journal of Parallel and Distributed Computing\u00a037(1), 55\u201369 (1996)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"Leiserson, C.: The Cilk++ concurrency platform. In: Proceedings of the 46th Annual Design Automation Conference, pp. 522\u2013527. ACM (2009)","DOI":"10.1145\/1629911.1630048"},{"issue":"3","key":"22_CR6","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/TPDS.2008.105","volume":"20","author":"E. Ayguade","year":"2009","unstructured":"Ayguade, E., Copty, N., Duran, A., Hoeflinger, J., Lin, Y., Massaioli, F., Teruel, X., Unnikrishnan, P., Zhang, G.: The design of openmp tasks. IEEE Transactions on Parallel and Distributed Systems\u00a020(3), 404\u2013418 (2009)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Li, T., Baumberger, D., Koufaty, D.A., Hahn, S.: Efficient Operating System Scheduling for Performance-Asymmetric Multi-Core Architectures. In: Proceedings of the 2007 ACM\/IEEE Conference on Supercomputing (SC 2007). ACM (2007)","DOI":"10.1145\/1362622.1362694"},{"key":"22_CR8","unstructured":"Bienia, C.: Benchmarking Modern Multiprocessors. Ph.D. Thesis, Princeton University (2011)"},{"key":"22_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N. Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. SIGARCH, Computer Architecture News\u00a039, 1\u20137 (2011)","journal-title":"SIGARCH, Computer Architecture News"},{"key":"22_CR10","doi-asserted-by":"crossref","unstructured":"Shelepov, D., Saez, J.C., Jeffery, S.: HASS: a Scheduler for Heterogeneous Multicore Systems. ACM Operating System Review 43(2) (2009)","DOI":"10.1145\/1531793.1531804"},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Zhuravlev, S., Blagodurov, S., Fedorova, A.: Addressing shared resource contention in multicore processors via scheduling. In: Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS (2010)","DOI":"10.1145\/1736020.1736036"},{"key":"22_CR12","unstructured":"Luk, C.K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: Building customized program analysis tools with dynamic instrumentation. In: Programming Language Design and Implementation, PLDI (2005)"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Saez, J.C., Shelepov, D., Fedorova, A., Prieto, M.: Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems. Journal of Parallel and Distributed Computing (JPDC) (2011)","DOI":"10.1016\/j.jpdc.2010.08.020"},{"key":"22_CR14","unstructured":"Blagodurov, S., Fedorova, A.: A. User-level scheduling on NUMA multicore systems under Linux. In: Linux Symposium (2011)"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Chen, Q., Cheny, Y., Huangy, Z., Guo, M.: WATS:Workload-Aware Task Scheduling in Asymmetric Multi-core Architectures. In: IEEE 26th International Parallel & Distributed Processing Symposium (IPDPS). IEEE (2012)","DOI":"10.1109\/IPDPS.2012.32"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"Lakshminarayana, N., Lee, J., Kim, H.: Age based scheduling for asymmetric multiprocessors. In: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, pp. 25\u201336 (2009)","DOI":"10.1145\/1654059.1654085"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"Koufaty, D., Reddy, D., Hahn, S.: Bias scheduling in heterogeneous multi-core architectures. In: Proceedings of the 5th European Conference on Computer Systems (EuroSys 2010), pp. 125\u2013138. ACM (2010)","DOI":"10.1145\/1755913.1755928"},{"key":"22_CR18","doi-asserted-by":"crossref","unstructured":"Becchi, M., Crowley, P.: Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. In: Proceedings of the 3rd Conference on Computing Frontiers. ACM (2006)","DOI":"10.1145\/1128022.1128029"},{"key":"22_CR19","doi-asserted-by":"crossref","unstructured":"De Vuyst, M., Kumar, R., Tullsen, D.: Exploiting unbalanced thread scheduling for energy and performance on a cmp of smt processors. In: IEEE International Parallel and Distributed Processing Symposium (IPDPS 2006), pp. 10\u201320. IEEE (2006)","DOI":"10.1109\/IPDPS.2006.1639374"},{"key":"22_CR20","unstructured":"Brookwood, N.: Amd fusion family of apus C enabling a superior, immersive pc experience. AMD white paper, \n                    \n                      http:\/\/www.amd.com\/us\/Documents\/48423_fusion_whitepaper_WEB.pdf"},{"issue":"4\/5","key":"22_CR21","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"J.A. Kahle","year":"2005","unstructured":"Kahle, J.A., Day, M.N., Hofstee, H.P., Johns, C.R., Maeurer, T.R., Shippy, D.: Introduction to the Cell Multiprocessor. IBM J. Research and Development\u00a049(4\/5), 589\u2013604 (2005)","journal-title":"IBM J. Research and Development"},{"key":"22_CR22","unstructured":"Fedorova, A., Vengerov, D., Doucette, D.: Operating System Scheduling on Heterogeneous Core Systems. In: First Workshop on Operating System Support for Heterogeneous Multicore Architectures (2007)"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-40820-5_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T02:24:46Z","timestamp":1558059886000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-40820-5_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642408199","9783642408205"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-40820-5_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}