{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T22:34:35Z","timestamp":1725748475921},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642408199"},{"type":"electronic","value":"9783642408205"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-40820-5_23","type":"book-chapter","created":{"date-parts":[[2013,9,12]],"date-time":"2013-09-12T07:19:38Z","timestamp":1378970378000},"page":"269-283","source":"Crossref","is-referenced-by-count":0,"title":["Scalable-Grain Pipeline Parallelization Method for Multi-core Systems"],"prefix":"10.1007","author":[{"given":"Peng","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunming","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Geng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weidong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","unstructured":"Allen, R., Kennedy, K.: Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann (2001)"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Campanoni, S., Jones, T., Holloway, G., Reddi, V.J., Wei, G.Y., Brooks, D.: HELIX: Automatic Parallelization of Irregular Programs for Chip Multiprocessing. In: Proc. Int\u20191 Symp. on Code Generation and Optimization, pp. 84\u201393 (2012)","DOI":"10.1145\/2259016.2259028"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Ceng, J., Castrill\u00f3n, J., Sheng, W., Scharw\u00e4chter, H., Leupers, R., Ascheid, G., Meyr, H., Isshiki, T., Kunieda, H.: MAPS: An Integrated Framework for MPSoC Application Parallelization. In: Proc. Design Automation Conf., pp. 754\u2013759 (2008)","DOI":"10.1145\/1391469.1391663"},{"key":"23_CR4","unstructured":"Cytron, R.: Doacross: Beyond Vectorization for Multiprocessors. In: Proc. Int\u2019l Conf. on Parallel Processing, pp. 836\u2013844 (1986)"},{"key":"23_CR5","unstructured":"Specification for the Advanced Encryption Standard, AES (2001), \n                    \n                      http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"23_CR6","unstructured":"Gcov - Using the GNU Compiler Collection, GCC (2012), \n                    \n                      http:\/\/gcc.gnu.org\/onlinedocs\/gcc\/Gcov.html"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Huang, J., Raman, A., Jablin, T.B., Zhang, Y., Hung, T.H., August, D.I.: Decoupled Software Pipelining Creates Parallelization Opportunities. In: Proc. Int\u2019l Symp. on Code Generation and Optimization, pp. 121\u2013130 (2010)","DOI":"10.1145\/1772954.1772973"},{"issue":"10","key":"23_CR8","doi-asserted-by":"publisher","first-page":"1241","DOI":"10.1080\/00207217.2010.512017","volume":"97","author":"Y. Liu","year":"2010","unstructured":"Liu, Y., Liu, P., Jiang, Y., Yang, M., Wu, K., Wang, W., Yao, Q.D.: Building a Multi-FPGA-based Emulation Framework to Support Networks-on-Chip Design and Verification. International Journal of Electronics\u00a097(10), 1241\u20131262 (2010)","journal-title":"International Journal of Electronics"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Nethercote, N., Seward, J.: Valgrind: A Framework for Heavyweight Dynamic Binary Instrumentation. In: Proc. of the ACM SIGPLAN Conf. on Programming Language Design and Implementation, pp. 89\u2013100 (2007)","DOI":"10.1145\/1273442.1250746"},{"key":"23_CR10","unstructured":"Ottoni, G., Rangan, R., Stoler, A., August, D.I.: Automatic Thread Extraction with Decoupled Software Pipelining. In: Proc. Int\u2019l Symp. on Microarch., pp. 105\u2013116 (2005)"},{"key":"23_CR11","doi-asserted-by":"crossref","unstructured":"Raman, S., Ottoni, G., Rangan, A., Bridges, M.J., August, D.I.: Parallel-stage Decoupled Software Pipelining. In: Proc. Int\u20191 Symp. on Code Generation and Optimization, pp. 114\u2013123 (2008)","DOI":"10.1145\/1356058.1356074"},{"key":"23_CR12","unstructured":"Rangan, R., Vachharajani, N., Vachharajani, M., August, D.I.: Decoupled Software Pipelining with the Synchronization Array. In: Proc. Int\u2019l Conf. on Parallel Arch. and Compilation Techniques, pp. 177\u2013188 (2004)"},{"key":"23_CR13","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1007\/978-3-540-71528-3_13","volume":"1","author":"S. Ryoo","year":"2007","unstructured":"Ryoo, S., Ueng, S.Z., Rodrigues, C.I., Kidd, R.E., Frank, M.I., Hwu, W.M.W.: Automatic Discovery of Coarse-grained Parallelism in Media Applications. Transactions on High-Performance Embedded Architectures and Compilers\u00a01, 194\u2013213 (2007)","journal-title":"Transactions on High-Performance Embedded Architectures and Compilers"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"Sinnen, O.: Task Scheduling for Parallel Systems. John Wiley & Sons (2007)","DOI":"10.1002\/0470121173"},{"key":"23_CR15","unstructured":"T264 Decoder (2005), \n                    \n                      http:\/\/sourceforge.net\/project\/t264"},{"key":"23_CR16","doi-asserted-by":"crossref","unstructured":"Thies, W., Chandrasekhar, V., Amarasinghe, S.: A Practical Approach to Exploiting Coarse-grained Pipeline Parallelism in c Programs. In: Proc. Int\u2019l Symp. on Microarch., pp. 356\u2013369 (2007)","DOI":"10.1109\/MICRO.2007.38"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"Vachharajani, N., Rangan, R., Raman, E., Bridges, M.J., Ottoni, G., August, D.I.: Speculative Decoupled Software Pipelining. In: Proc. Int\u2019l Conf. on Parallel Arch. and Compilation Techniques, pp. 49\u201359 (2007)","DOI":"10.1109\/PACT.2007.4336199"},{"key":"23_CR18","doi-asserted-by":"crossref","unstructured":"Vandierendonck, H., Rul, S., Bosschere, K.D.: The Paralax Infrastructure: Automatic Parallelization with a Helping Hand. In: Proc. Int\u2019l Conf. on Parallel Arch. and Compilation Techniques, pp. 389\u2013400 (2010)","DOI":"10.1145\/1854273.1854322"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-40820-5_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T22:01:51Z","timestamp":1558303311000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-40820-5_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642408199","9783642408205"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-40820-5_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}