{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T23:15:02Z","timestamp":1776813302143,"version":"3.51.2"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642410093","type":"print"},{"value":"9783642410109","type":"electronic"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-41010-9_6","type":"book-chapter","created":{"date-parts":[[2013,9,16]],"date-time":"2013-09-16T09:31:39Z","timestamp":1379323899000},"page":"78-93","source":"Crossref","is-referenced-by-count":8,"title":["On the Effectiveness of Assertion-Based Verification in an Industrial Context"],"prefix":"10.1007","author":[{"given":"Laurence","family":"Pierre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrice","family":"Pancher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodolphe","family":"Suescun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00e9r\u00f4me","family":"Qu\u00e9vremont","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Geuzebroek, J., Vermeulen, B.: Integration of Hardware Assertions in Systems-on-Chip. In: Proc. IEEE International Test Conference, ITC 2008 (2008)","DOI":"10.1109\/TEST.2008.4700593"},{"key":"6_CR2","unstructured":"Gupta, A.: Assertion-based Verification Turns the Corner. IEEE Design & Test of Computers\u00a019 (2002)"},{"key":"6_CR3","unstructured":"Maliniak, D.: Assertion-Based Verification Smoothes The Road To IP Reuse (2002), \n                  \n                    http:\/\/www.elecdesign.com\/Articles\/ArticleID\/2748\/2748.html"},{"key":"6_CR4","unstructured":"Michelson, J., Haque, F.: Assertions Improve Productivity for All Development Phases. EETimes (2007), \n                  \n                    http:\/\/www.eetimes.com\/design\/eda-design\/4018491\/Assertions-Improve-Productivity-for-All-Development-Phases"},{"key":"6_CR5","unstructured":"Steffora Mutschler, A.: Avoiding Chip Melt. Chip Design (2012), \n                  \n                    http:\/\/chipdesignmag.com\/lpd\/blog\/2012\/03\/08\/avoiding-chip-melt\/"},{"key":"6_CR6","unstructured":"Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. The MIT Press (2000)"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Morin-Allory, K., Borrione, D.: Proven correct monitors from PSL specifications. In: Proc. DATE 2006 (2006)","DOI":"10.1109\/DATE.2006.244079"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Borrione, D., Morin-Allory, K., Oddos, Y.: Property-Based Dynamic Verification and Test. In: Design Technology for Heterogeneous Embedded Systems. Springer (2012)","DOI":"10.1007\/978-94-007-1125-9_8"},{"key":"6_CR9","unstructured":"Dolphin: Web page, \n                  \n                    http:\/\/www.dolphin.fr\/medal\/applications\/applications_Assertion_based_verification.php"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Foster, H.: Applied Assertion-Based Verification: An Industry Perspective. Foundations and Trends in Electronic Design Automation 3 (2009)","DOI":"10.1561\/1000000013"},{"key":"6_CR11","unstructured":"IEEE Std 1850-2005, IEEE Standard for Property Specification Language (PSL). IEEE (2005)"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Boul\u00e9, M., Zilic, Z.: Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring. Springer (2008)","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"6_CR13","unstructured":"http:\/\/www.haifa.il.ibm.com\/projects\/verification\/focs"},{"key":"6_CR14","unstructured":"IEEE Std 1076-2002, IEEE Standard VHDL Language Reference Manual (2002)"},{"key":"6_CR15","unstructured":"Shankar, N., Owre, S., Rushby, J., Stringer-Calvert, D.: PVS Prover Guide. Computer Science Laboratory, SRI International (2001)"},{"key":"6_CR16","unstructured":"http:\/\/www.model.com\/"},{"key":"6_CR17","unstructured":"http:\/\/www.cadence.com\/products\/ld\/formal_verifier\/pages\/default.aspx"},{"key":"6_CR18","unstructured":"http:\/\/www.synopsys.com\/tools\/verification\/functionalverification\/pages\/vcs.aspx"},{"key":"6_CR19","unstructured":"IEEE Std 1800-2005, IEEE Standard for System Verilog: Unified Hardware Design, Specification and Verification Language. IEEE (2005)"}],"container-title":["Lecture Notes in Computer Science","Formal Methods for Industrial Critical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-41010-9_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T02:06:04Z","timestamp":1558317964000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-41010-9_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642410093","9783642410109"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-41010-9_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}