{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:22:24Z","timestamp":1743117744083,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642416347"},{"type":"electronic","value":"9783642416354"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-41635-4_2","type":"book-chapter","created":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T05:31:07Z","timestamp":1380605467000},"page":"9-18","source":"Crossref","is-referenced-by-count":0,"title":["The Analysis of Generic SIMT Scheduling Model Extracted from GPU"],"prefix":"10.1007","author":[{"given":"Yuanxu","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingyan","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Lee, V.W.: Debunking the 100X GPU vs. CPU Myth: An Evaluation of Throughput Computing on CPU and GPU. In: The 37th International Symposium on Computer Architecture, ISCA 2010, Saint-Malo, France, pp. 451\u2013460 (2010)","DOI":"10.1145\/1816038.1816021"},{"issue":"2","key":"2_CR2","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/MC.2007.59","volume":"40","author":"D. Luebke","year":"2007","unstructured":"Luebke, D., Humphreys, G.: How GPUs work. Computer\u00a040(2), 96\u2013100 (2007)","journal-title":"Computer"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"John, N., Dally, W.J.: The GPU Computing Era. Annals Through the Year, pp. 56\u201369. The IEEE Computer Society (2010)","DOI":"10.1109\/MM.2010.41"},{"key":"2_CR4","unstructured":"NVIDIA CUDA: Compute Unified Device Architecture, NVIDIA Corp. (2007)"},{"key":"2_CR5","unstructured":"NVIDIA CUDA C Programming Guide Version 3.2 (M\/OL). NVIDIA (2010), \n                      http:\/\/developer.download.nvidia.com\/compute\/cuda\/3_2\/toolkit\/docs\/CUDA_C_Program-ming_Guide.pdf"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Fung, W.W.L., Sham, I., Yuan, G., Aamodt, T.M.: Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow. In: 40th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 407\u2013420. IEEE Press (2007)","DOI":"10.1109\/MICRO.2007.4408272"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Meng, J., Tarjan, D., Skadron, K.: Skadron: Dynamic Warp Subdivision for Integrated Branch and Memory Divergence Tolerance. In: 37th Annual International Symposium on Computer Architecture, ISCA 2010 (June 2010)","DOI":"10.1145\/1815961.1815992"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Manavski, S.A.: CUDA compatible GPU as an efficient hardware accelerator for AES cryptography. In: ICSPC 2007: Proc. of IEEE Int\u2019l Conf. on Signal Processing and Communication, pp. 65\u201368 (2007)","DOI":"10.1109\/ICSPC.2007.4728256"},{"key":"2_CR9","unstructured":"Giles, M., Xiaoke, S.: Notes on using the NVIDIA 8800 GTX graphics card, \n                      http:\/\/people.maths.ox.ac.uk\/~gilesm\/hpc\/"},{"key":"2_CR10","unstructured":"Giles, M.: Jacobi iteration for a Laplace discretisation on a 3D structured grid, \n                      http:\/\/people.maths.ox.ac.uk\/~gilesm\/hpc\/NVIDIA\/laplace3d.pdf"},{"key":"2_CR11","unstructured":"Maxime Ray tracing, \n                      http:\/\/www.nvidia.com\/cuda"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Al-Kiswany, S., Gharaibeh, A., Santos-Neto, E., Yuan, G., Ripeanu, M.: StoreGPU: exploiting graphics processing units to accelerate distributed storage systems. In: Proc. 17th Int\u2019l Symp. on High Performance Distributed Computing, pp. 165\u2013174 (2008)","DOI":"10.1145\/1383422.1383443"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-41635-4_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,8]],"date-time":"2021-01-08T17:29:01Z","timestamp":1610126941000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-41635-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642416347","9783642416354"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-41635-4_2","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}