{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T06:12:08Z","timestamp":1743142328274,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642416347"},{"type":"electronic","value":"9783642416354"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-41635-4_20","type":"book-chapter","created":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T05:31:07Z","timestamp":1380605467000},"page":"186-197","source":"Crossref","is-referenced-by-count":0,"title":["Achieving Predictable Performance in SMT Processors by Instruction Fetch Policy"],"prefix":"10.1007","author":[{"given":"Caixia","family":"Sun","sequence":"first","affiliation":[]},{"given":"Yongwen","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jinbo","family":"Xu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"Dehnavi, M.M., Hassanein, W.: A Clustered SMT Architecture for Scalable Embedded Processors. In: Proc. PRWT 2006(2006)"},{"key":"20_CR2","doi-asserted-by":"crossref","unstructured":"Berekovic, M., Moch, S., Pirsch, P.: A scalable, clustered SMT processor for digital signal processing. SIGARCH Computer Architecture News\u00a032(3), 62\u201369","DOI":"10.1145\/1024295.1024304"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Radojkovic, P., Girbal, S., et al.: On the Evaluation of the Impact of Shared Resources in Multithreaded COTS Processors in Time-Critical Environments. In: 7th International Conference on High-Performance Embedded Architectures and Compilers, Paris, France, January 23-25 (2012)","DOI":"10.1145\/2086696.2086713"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Paolieri, M., Quiones, E., et al.: Hardware support for WCET analysis of hard real-time multicore systems. In: ISCA 2009, pp. 57\u201368 (2009)","DOI":"10.1145\/1555815.1555764"},{"issue":"5","key":"20_CR5","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2010.78","volume":"30","author":"T. Ungerer","year":"2010","unstructured":"Ungerer, T., Cazorla, F.J., et al.: Multicore Execution of Hard Real-Time Applications Supporting Analyzability. IEEE Micro\u00a030(5), 66\u201375 (2010)","journal-title":"IEEE Micro"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, pp. 392\u2013403 (June 1995)","DOI":"10.1145\/225830.224449"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., et al.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: Proceedings of the 23rd Annual International Symposium on Computer Architecture, PA, USA, pp. 191\u2013202 (May 1996)","DOI":"10.1145\/232973.232993"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Eggers, S.J., Emer, J., et al.: Simultaneous Multithreading: A Platform for next-generation processors. IEEE Micro, 12\u201319 (September-October 1997)","DOI":"10.1109\/40.621209"},{"issue":"4","key":"20_CR9","first-page":"24","volume":"24","author":"F. Cazorla","year":"2004","unstructured":"Cazorla, F., Knijnenburg, P., et al.: QoS for high-performance SMT processors in embedded systems. IEEE Micro. Special Issue on Embedded Systems\u00a024(4), 24\u201331 (2004)","journal-title":"IEEE Micro. Special Issue on Embedded Systems"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"Cazorla, F., Knijnenburg, P., et al.: Architectural support for real-time task scheduling in SMT processors. In: Proceedings of International Conference on Compilers, Architectures and Synthesis for Embedded Systems, California, USA, pp. 166\u2013176 (September 2005)","DOI":"10.1145\/1086297.1086320"},{"key":"20_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"535","DOI":"10.1007\/978-3-540-27866-5_70","volume-title":"Euro-Par 2004 Parallel Processing","author":"F.J. Cazorla","year":"2004","unstructured":"Cazorla, F.J., Knijnenburg, P.M.W., Sakellariou, R., Fern\u00e1ndez, E., Ram\u00edrez, A., Valero, M.: Feasibility of QoS for SMT. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds.) Euro-Par 2004. LNCS, vol.\u00a03149, pp. 535\u2013540. Springer, Heidelberg (2004)"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Cazorla, F., Knijnenburg, P., et al.: Predictable performance in SMT processors. In: Proceedings of ACM International Conference on Computing Frontiers, pp. 171\u2013182 (April 2004)","DOI":"10.1145\/977091.977152"},{"key":"20_CR13","unstructured":"Cazorla, F., et al.: Enabling SMT for Real-Time Embedded Systems. In: Proceedings of the 12th European Signal Processing Conference (September 2004)"},{"key":"20_CR14","unstructured":"Sherwood, T., Calder, B.: Time varying behavior of programs, Tech. Report UCSDCS99-630, University. of California (August 1999)"},{"key":"20_CR15","unstructured":"Tullsen, D.: Simulation and modeling of a simultaneous multithreading processor. In: Proceedings of the 22nd Annual Computer Measurement Group Conference, San Diego, CA, USA, pp. 819\u2013828 ( December 1996)"},{"key":"20_CR16","unstructured":"MediaBench II Benchmark, \n                      http:\/\/euler.slu.edu\/~fritts\/mediabench"},{"key":"20_CR17","unstructured":"The standard performance evaluation corporation, WWW cite: \n                      http:\/\/www.specbench.org"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-41635-4_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,8]],"date-time":"2021-01-08T17:22:06Z","timestamp":1610126526000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-41635-4_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642416347","9783642416354"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-41635-4_20","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}