{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:49:07Z","timestamp":1743148147307,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642416347"},{"type":"electronic","value":"9783642416354"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-41635-4_21","type":"book-chapter","created":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T05:31:07Z","timestamp":1380605467000},"page":"198-207","source":"Crossref","is-referenced-by-count":1,"title":["Reconfigurable Many-Core Processor with Cache Coherence"],"prefix":"10.1007","author":[{"given":"Xing","family":"Han","sequence":"first","affiliation":[]},{"given":"Jiang","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Yuzhuo","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Chang","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","unstructured":"Baron, M.: The single-chip cloud computer - intel networks 48 pentiums on a chip. Microprocessor Report (2010)"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Binkert, N.: The gem5 simulator. SIGARCH Computer Architecture News\u00a039(2) (2011)","DOI":"10.1145\/2024716.2024718"},{"key":"21_CR3","unstructured":"Dally, W., Seitz, C.: Deadlock free message routing in multiprocessor interconnection networks (1985)"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"David, W.: On-chip interconnection architecture of the tile processor. Micro\u00a027(5) (2007)","DOI":"10.1109\/MM.2007.4378780"},{"key":"21_CR5","unstructured":"Golub, G.H., Loan, C.F.V.: Matrix computations, 3rd edn. Johns Hopkins University Press (1996)"},{"key":"21_CR6","unstructured":"Guthaus, M.R.: MiBench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization (2001)"},{"key":"21_CR7","unstructured":"ITRS2011, International technology roadmap for semiconductors: System drivers (2011)"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Jiao, J., Fu, Y.: Multi-application specified link removal strategy for network on chip. In: Fourth International Joint Conference (2011)","DOI":"10.1109\/CSO.2011.175"},{"key":"21_CR9","unstructured":"Kumar, R., Mattson, T., Pokam, G., van der Wijngaart, R.: The case for message passing on many-core chips"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Lin, X., McKinley, P.K., Ni, L.M.: Deadlock-free multicast wormhole routing in 2d mesh multicomputers (1992)","DOI":"10.1007\/3-540-56891-3_18"},{"key":"21_CR11","unstructured":"Martin, M.: Token Coherence. University of Wisconsin-Madison (2003)"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Ros, A.: A direct coherence protocol for many-core chip multiprocessors. IEEE Transactions on Parallel and Distributed Systems\u00a021(12) (2010)","DOI":"10.1109\/TPDS.2010.43"},{"key":"21_CR13","doi-asserted-by":"crossref","unstructured":"Sankaralingam, K.: The distributed microarchitecture of the trips prototype processor. In: 39th International Symposium on Microarchitecture (2006)","DOI":"10.1109\/MICRO.2006.19"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Vydyanathan, N., Krishnamoorthy, S., Sabin, G.: An integrated approach for processor allocation and scheduling of mixed-parallel applications. In: ICPP (2006)","DOI":"10.1109\/CLUSTR.2006.311861"},{"key":"21_CR15","unstructured":"Wu, C.: Design and simulation of a torus structure and route algorithm for network on chip. In: 7th International Conference (2007)"},{"key":"21_CR16","doi-asserted-by":"crossref","unstructured":"Xu, J., Wolf, W.: A design methodology for application-specific network-on-chip. ACM Transaction on Embedded Computing System\u00a05(2) (2005)","DOI":"10.1145\/1151074.1151076"},{"key":"21_CR17","doi-asserted-by":"crossref","unstructured":"Ye, Y., Xie, Y.: 3d optical networks-on-chip (noc) for multiprocessor systems-on-chip (mpsoc). In: 3D System Integration 2009, 3 DIC (2009)","DOI":"10.1109\/3DIC.2009.5306588"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-41635-4_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,8]],"date-time":"2021-01-08T17:17:48Z","timestamp":1610126268000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-41635-4_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642416347","9783642416354"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-41635-4_21","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}