{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T10:54:16Z","timestamp":1742986456823,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642416347"},{"type":"electronic","value":"9783642416354"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-41635-4_22","type":"book-chapter","created":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T05:31:07Z","timestamp":1380605467000},"page":"208-217","source":"Crossref","is-referenced-by-count":0,"title":["Backhaul-Route Pre-Configuration Mechanism for Delay Optimization in NoCs"],"prefix":"10.1007","author":[{"given":"Xiantuo","family":"Tang","sequence":"first","affiliation":[]},{"given":"Feng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zuocheng","family":"Xing","sequence":"additional","affiliation":[]},{"given":"Qinglin","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"22_CR1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., de Micheli, G.: Networks on chips: A new SoC paradigm. IEEE Computer\u00a035(1), 70\u201378 (2002)","journal-title":"IEEE Computer"},{"doi-asserted-by":"crossref","unstructured":"Goossens, K., et al.: \u00c6thereal network on chip: Concepts, architectures, and implementations. In: IEEE Des. and Test of Comp. (2005)","key":"22_CR2","DOI":"10.1109\/MDT.2005.99"},{"doi-asserted-by":"crossref","unstructured":"Fang, Z., Hallnor, E.G., et al.: Boomerang: Reducing Power Consumption of Response Packets in NoCs with Minimal Performance Impact. IEEE Computer Architecture Letters\u00a09(2) (2010)","key":"22_CR3","DOI":"10.1109\/L-CA.2010.15"},{"key":"22_CR4","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M.K. Martin","year":"2005","unstructured":"Martin, M.M.K., et al.: Multifacet\u2019s general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Comput. Archit. News\u00a033, 92\u201399 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The Splash2 Programs: Characterization and Methodological Considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, ISCA 1995 (1995)","key":"22_CR5","DOI":"10.1145\/223982.223990"},{"key":"22_CR6","volume-title":"Principles and Practices of Interconnection Network","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and Practices of Interconnection Network. Morgan Kaufmann, San Francisco (2004)"},{"doi-asserted-by":"crossref","unstructured":"Kim, J., Dally, W.J., Towles, B., Gupta, A.K.: Microarchitecture of a High Radix Router. In: 32nd Annual International Symposium on Computer Architecture, ISCA (2005)","key":"22_CR7","DOI":"10.1145\/1080695.1070005"},{"doi-asserted-by":"crossref","unstructured":"Grot, B., Hestness, J., Keckler, S.W., Mutlu, O.: Express Cube Topologies for on-Chip Interconnects. In: IEEE 15th International Symposium on High Performance Computer Architecture, HPCA (2009)","key":"22_CR8","DOI":"10.1109\/HPCA.2009.4798251"},{"unstructured":"Peh, L.-S., Dally, W.J.: A Delay Model and Speculative Architecture for Pipelined Routers. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, HPCA (2001)","key":"22_CR9"},{"doi-asserted-by":"crossref","unstructured":"Ahn, M., Kim, E.J.: Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks. In: Proceedings of the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO (2010)","key":"22_CR10","DOI":"10.1109\/MICRO.2010.10"},{"doi-asserted-by":"crossref","unstructured":"Matsutani, H., et al.: Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors. IEEE Transactions on Computers\u00a060(6) (June 2011)","key":"22_CR11","DOI":"10.1109\/TC.2011.17"},{"doi-asserted-by":"crossref","unstructured":"Mullins, R., West, A., Moore, S.: Low-Delay Virtual-Channel Routers for on-Chip Networks. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, ISCA 2004 (2004)","key":"22_CR12","DOI":"10.1145\/1028176.1006717"},{"doi-asserted-by":"crossref","unstructured":"Kumar, Peh, L.S., Jha, N.K.: Token Flow Control. In: 41st IEEE\/ACM International Symposium on Microarchitecture, MICRO 2008 (2008)","key":"22_CR13","DOI":"10.1109\/MICRO.2008.4771803"},{"doi-asserted-by":"crossref","unstructured":"Kumar, Peh, L.-S., Kundu, P., Jha, N.K.: Express Virtual Channels: Towards the Ideal Interconnection Fabric. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, ISCA 2007 (2007)","key":"22_CR14","DOI":"10.1145\/1250662.1250681"},{"unstructured":"Chen, Y., Xie, L., Li, J., Shi, Z., Zhang, M., Chen, X., Lu, Z.: A trace-driven hardware-level simulator for the design and verification of network-on-chips. In: Proceedings of International Conference on Computers, Communications, Control and Automation, CCCA 2011 (2011)","key":"22_CR15"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-41635-4_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,7]],"date-time":"2022-03-07T13:26:12Z","timestamp":1646659572000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-41635-4_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642416347","9783642416354"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-41635-4_22","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}