{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:23:22Z","timestamp":1761978202634,"version":"build-2065373602"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642417061"},{"type":"electronic","value":"9783642417078"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-41707-8_1","type":"book-chapter","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T10:56:38Z","timestamp":1383130598000},"page":"1-16","source":"Crossref","is-referenced-by-count":2,"title":["Using Logic Coverage to Improve Testing Function Block Diagrams"],"prefix":"10.1007","author":[{"given":"Eduard Paul","family":"Enoiu","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Sundmark","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Pettersson","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1007\/3-540-48683-6_3","volume-title":"Computer Aided Verification","author":"R. Alur","year":"1999","unstructured":"Alur, R.: Timed Automata. In: Halbwachs, N., Peled, D.A. (eds.) CAV 1999. LNCS, vol.\u00a01633, pp. 8\u201322. Springer, Heidelberg (1999)"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Alur, R., Dill, D.: Automata for Modeling Real-time Systems. In: Automata, Languages and Programming, pp. 322\u2013335 (1990)","DOI":"10.1007\/BFb0032042"},{"key":"1_CR3","unstructured":"Ammann, P., Black, P.E., Ding, W.: Model Checkers in Software Testing. In: NIST-IR 6777, National Institute of Standards and Technology Report (2002)"},{"key":"1_CR4","unstructured":"Ammann, P., Offutt, J.: Introduction to Software Testing. Cambridge University Press"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Ammann, P., Offutt, J., Huang, H.: Coverage Criteria for Logical Expressions. In: 14th International Symposium on Software Reliability Engineering, pp. 99\u2013107. IEEE (2003)","DOI":"10.1109\/ISSRE.2003.1251034"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Baresi, L., Mauri, M., Monti, A., Pezze, M.: PLCTools: Design, Formal Validation, and Code Generation for Programmable Controllers. In: IEEE International Conference on Systems, Man, and Cybernetics, vol.\u00a04, pp. 2437\u20132442. IEEE (2000)","DOI":"10.1109\/ICSMC.2000.884357"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Black, P.: Modeling and Marshaling: Making Tests from Model Checker Counter-examples. In: Proceedings of the 19th Digital Avionics Systems Conference, vol.\u00a01, pp. 1B3\u20131. IEEE (2000)","DOI":"10.1109\/DASC.2000.886880"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"da Silva, L.D., de Assis Barbosa, L.P., Gorg\u00f4nio, K., Perkusich, A., Lima, A.M.N.: On the Automatic Generation of Timed Automata Models from Function Block Diagrams for Safety Instrumented Systems. In: 34th Annual Conference of IEEE Industrial Electronics, pp. 291\u2013296. IEEE (2008)","DOI":"10.1109\/IECON.2008.4757968"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Doganay, K., Bohlin, M., Sellin, O.: Search Based Testing of Embedded Systems Implemented in IEC 61131-3: An Industrial Case Study. In: International Conference on Software Testing, Verification and Validation Workshops. IEEE (March 2013)","DOI":"10.1109\/ICSTW.2013.78"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Enoiu, E.P., Doganay, K., Bohlin, M., Sundmark, D., Pettersson, P.: MOS: An Integrated Model-based and Search-based Testing Tool for Function Block Diagrams. In: International Conference on Software Engineering Workshops. IEEE (May 2013)","DOI":"10.1109\/CMSBSE.2013.6605711"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Enoiu, E.P., Sundmark, D., Pettersson, P.: Model-based Test Suite Generation for Function Block Diagrams using the UPPAAL Model Checker. In: International Conference on Software Testing, Verification and Validation Workshops. IEEE (April 2013)","DOI":"10.1109\/ICSTW.2013.27"},{"key":"1_CR12","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1002\/stvr.402","volume":"19","author":"G. Fraser","year":"2009","unstructured":"Fraser, G., Wotawa, F., Ammann, P.E.: Testing with Model Checkers: a Survey. Journal on Software Testing, Verification and Reliability\u00a019, 215\u2013261 (2009)","journal-title":"Journal on Software Testing, Verification and Reliability"},{"key":"1_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/978-3-540-78917-8_3","volume-title":"Formal Methods and Testing","author":"A. Hessel","year":"2008","unstructured":"Hessel, A., Larsen, K.G., Mikucionis, M., Nielsen, B., Pettersson, P., Skou, A.: Testing Real-time Systems using UPPAAL. In: Hierons, R.M., Bowen, J.P., Harman, M. (eds.) FORTEST. LNCS, vol.\u00a04949, pp. 77\u2013117. Springer, Heidelberg (2008)"},{"key":"1_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1007\/978-3-540-24617-6_9","volume-title":"Formal Approaches to Software Testing","author":"A. Hessel","year":"2004","unstructured":"Hessel, A., Larsen, K.G., Nielsen, B., Pettersson, P., Skou, A.: Time-Optimal Real-Time Test Case Generation Using UPPAAL. In: Petrenko, A., Ulrich, A. (eds.) FATES 2003. LNCS, vol.\u00a02931, pp. 114\u2013130. Springer, Heidelberg (2004)"},{"key":"1_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1007\/3-540-46002-0_23","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"H.S. Hong","year":"2002","unstructured":"Hong, H.S., Lee, I., Sokolsky, O., Ural, H.: A Temporal Logic-Based Theory of Test Coverage and Generation. In: Katoen, J.-P., Stevens, P. (eds.) TACAS 2002. LNCS, vol.\u00a02280, pp. 327\u2013341. Springer, Heidelberg (2002)"},{"key":"1_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1007\/978-3-642-15651-9_17","volume-title":"Computer Safety, Reliability, and Security","author":"E. Jee","year":"2010","unstructured":"Jee, E., Kim, S., Cha, S., Lee, I.: Automated Test Coverage Measurement for Reactor Protection System Software Implemented in Function Block Diagram. In: Schoitsch, E. (ed.) SAFECOMP 2010. LNCS, vol.\u00a06351, pp. 223\u2013236. Springer, Heidelberg (2010)"},{"key":"1_CR17","unstructured":"Lakehal, A., Parissis, I.: Lustructu: A Tool for the Automatic Coverage Assessment of Lustre Programs. In: International Symposium on Software Reliability Engineering, p. 10. IEEE (2005)"},{"key":"1_CR18","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1016\/S0967-0661(98)00054-9","volume":"6","author":"M. \u00d6hman","year":"1998","unstructured":"\u00d6hman, M., Johansson, S., \u00c5rz\u00e9n, K.E.: Implementation Aspects of the PLC standard IEC 1131-3. Journal on Control Engineering Practice\u00a06, 547\u2013555 (1998)","journal-title":"Journal on Control Engineering Practice"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Rayadurgam, S., Heimdahl, M.P.E.: Generating MC\/DC Adequate Test Sequences Through Model Checking. In: NASA Goddard Software Engineering Workshop Proceedings, pp. 91\u201396. IEEE (2003)","DOI":"10.1109\/SEW.2003.1270730"},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"Rayadurgam, S., Heimdahl, M.P.E.: Coverage Based Test-Case Generation using Model Checkers. In: International Conference and Workshop on the Engineering of Computer Based Systems, pp. 83\u201391. IEEE (2001)","DOI":"10.1109\/ECBS.2001.922409"},{"key":"1_CR21","first-page":"36","volume":"21","author":"S. Richter","year":"2003","unstructured":"Richter, S., Wittig, J.U.: Verification and Validation Process for Safety IC Systems. Nuclear Plant Journal\u00a021, 36 (2003)","journal-title":"Nuclear Plant Journal"},{"issue":"1","key":"1_CR22","first-page":"1653","volume":"14","author":"D. Soliman","year":"2012","unstructured":"Soliman, D., Thramboulidis, K., Frey, G.: Function Block Diagram to UPPAAL Timed Automata Transformation Based on Formal Models. Information Control Problems in Manufacturing\u00a014(1), 1653\u20131659 (2012)","journal-title":"Information Control Problems in Manufacturing"}],"container-title":["Lecture Notes in Computer Science","Testing Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-41707-8_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T18:59:51Z","timestamp":1746039591000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-41707-8_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642417061","9783642417078"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-41707-8_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}