{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:54:23Z","timestamp":1725764063478},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_1","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T09:41:21Z","timestamp":1386927681000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Process Aware Ultra-High-Speed Hybrid Sensing Technique for Low Power Near-Threshold SRAM"],"prefix":"10.1007","author":[{"given":"Bhupendra Singh","family":"Reniwal","sequence":"first","affiliation":[]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1_CR1","unstructured":"International Technological Road Map Survey ITRS (2009)"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Bhavnaganuala, A.J., et al.: IEEE Journal of Solid-State Circuits, 658-665 (2001)","DOI":"10.1109\/4.913744"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Heald, R., Wang, P.: Variability in sub-100nm SRAM designs. In: ICCAD, pp. 347\u2013352 (2004)","DOI":"10.1109\/ICCAD.2004.1382599"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Houle, R.: Simple statistical analysis techniques to determine minimum sense amp set times. In: CICC, pp. 37\u201340 (2007)","DOI":"10.1109\/CICC.2007.4405677"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Abu-Rahma, M.H., et al.: A methodology for statistical estimation of read access yield in SRAMs. In: DAC, pp. 205\u2013210 (2008)","DOI":"10.1145\/1391469.1391522"},{"key":"1_CR6","volume-title":"Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs","author":"B. Wicht","year":"2003","unstructured":"Wicht, B.: Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs. Springer, Heidelberg (2003)"},{"key":"1_CR7","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/JSSC.2004.829399","volume":"39","author":"B. Wicht","year":"2004","unstructured":"Wicht, B., Nirschl, T., Landsiedel, D.S.: Yield and speed optimization of latch-type voltage sense amplifier. IEEE Journal of Solid-State Circuits\u00a039, 118\u2013158 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1_CR8","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1109\/TVLSI.2004.827566","volume":"12","author":"R. Singh","year":"2004","unstructured":"Singh, R., Baht, N.: An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Trans. Briefs\u00a012, 652\u2013657 (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Trans. Briefs"},{"key":"1_CR9","doi-asserted-by":"publisher","first-page":"1200","DOI":"10.1109\/4.859510","volume":"35","author":"S.J. Lovett","year":"2000","unstructured":"Lovett, S.J., Cibbs, G.A., Pancholy, A.: Yield and matching implications for static RAM memory array sense-amplifier design. IEEE Journal of Solid-State Circuit\u00a035, 1200\u20131204 (2000)","journal-title":"IEEE Journal of Solid-State Circuit"},{"key":"1_CR10","doi-asserted-by":"publisher","first-page":"986","DOI":"10.1109\/TCSII.2008.2001965","volume":"55","author":"A. Tuan Do","year":"2008","unstructured":"Tuan Do, A., Zhi-Hui, K., Yeo, K.-S.: Hybrid Mode SRAM Sense Amplifiers: New Approach on Transistor Sizing. IEEE Trans. Circuit and Systems-II\u00a055, 986\u2013999 (2008)","journal-title":"IEEE Trans. Circuit and Systems-II"},{"key":"1_CR11","doi-asserted-by":"publisher","first-page":"1031","DOI":"10.1109\/TCSII.2008.926797","volume":"55","author":"Y.C. Lia","year":"2008","unstructured":"Lia, Y.C., Huang, S.Y.: A Resilient and Power-Efficient Automatic-Power Down Sense Amplifier for SRAM Design. IEEE Transaction on Circuits and Systems II: Express Brief\u00a055, 1031\u20131035 (2008)","journal-title":"IEEE Transaction on Circuits and Systems II: Express Brief"},{"issue":"5","key":"1_CR12","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1109\/4.75050","volume":"26","author":"E. Seevinck","year":"1991","unstructured":"Seevinck, E., Beers, P.J.V., Ontrop, H.: Current-mode techniques for high-speed VLSI circuits with application to current SA for CMOS SRAM\u2019s. IEEE Journal of Solid-State Circuits\u00a026(5), 525\u2013536 (1991)","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,30]],"date-time":"2019-01-30T02:51:14Z","timestamp":1548816674000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_1","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}