{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:03:20Z","timestamp":1746158600536,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_10","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"74-82","source":"Crossref","is-referenced-by-count":4,"title":["Preemptive Test Scheduling for Network-on-Chip Using Particle Swarm Optimization"],"prefix":"10.1007","author":[{"given":"Kanchan","family":"Manna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shailesh","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Indranil","family":"Sengupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"9","key":"10_CR1","doi-asserted-by":"publisher","first-page":"1088","DOI":"10.1109\/TCAD.2002.801102","volume":"21","author":"V. Iyenger","year":"2002","unstructured":"Iyenger, V., Chakrabatry, K.: System-on-a-Chip Test Scheduling With Precedence Relationships, Preemption and Power Constraints. IEEE Trans. on Computer-aided Design of Integrated Circuit and Systems\u00a021(9), 1088\u20131094 (2002)","journal-title":"IEEE Trans. on Computer-aided Design of Integrated Circuit and Systems"},{"issue":"11","key":"10_CR2","doi-asserted-by":"publisher","first-page":"2465","DOI":"10.1109\/TCAD.2006.881331","volume":"25","author":"E. Cota","year":"2006","unstructured":"Cota, E., Liu, C.: Constrain-Driven Test scheduling for NoC-Based Systems. IEEE Trans. on Computer-Aided Design of Integrated Circuit and Systems\u00a025(11), 2465\u20132478 (2006)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuit and Systems"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Manna, K., Khaitan, P., Chattopadhyay, S., Sengupta, I.: Particle Swarm Optimization based Technique for Network-on-Chip Testing. In: Proceedings of IEEE Intl. Conf. EAIT, pp. 66\u201369 (2012)","DOI":"10.1109\/EAIT.2012.6407863"},{"key":"10_CR4","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V. Iyengar","year":"2002","unstructured":"Iyengar, V., Chakrabarty, K.: Test wrapper and test access mechanism co-optimization for system-on-chip. Journal of Electronic Testing: Theory and Appl.\u00a018, 213\u2013230 (2002)","journal-title":"Journal of Electronic Testing: Theory and Appl."},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Marinissen, E.J., Iyengar, V., Chakrabarty, K.: A Set of Benchmarks for Modular Testing of SOCs. In: Proceedings of International Test Conference, pp. 519\u2013528 (2002)","DOI":"10.1109\/TEST.2002.1041802"},{"key":"10_CR6","unstructured":"Liu, C., Cota, E., Sharif, H., Pradhan, D.K.: Test scheduling for Network-on-Chip with BIST and precedence constraints. In: Proceedings of International Test Conference, pp. 1369\u20131378."},{"key":"10_CR7","unstructured":"Kundu, S., Sathi, M., Chattopadhyay, S.: Genetic Algorithm based Test Scheduling for Network-on-Chip. In: Procedings of IEEE VLSI Design and Test Symposium (2007)"},{"key":"10_CR8","unstructured":"Zou, W., Reddy, S.M., Pomeranz, I., Huang, Y.: SoC Test Scheduling Using Simulated Annealing. In: Procedings of IEEE VLSI Test Symposium (VTS 2003), pp. 325\u2013330 (2003)"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Farah, R., Harmanani, H.: A method for efficient NoC test scheduling using deterministic routing. In: Proceedings of IEEE International SOC Conference (SOCC), pp. 363\u2013366 (2010)","DOI":"10.1109\/SOCC.2010.5784696"},{"key":"10_CR10","doi-asserted-by":"publisher","first-page":"129","DOI":"10.4218\/etrij.08.0107.0090","volume":"30","author":"J. Ahn","year":"2008","unstructured":"Ahn, J., Kang, S.: Noc-based soc test scheduling using ant colony optimization. ETRI Journal\u00a030, 129\u2013140 (2008)","journal-title":"ETRI Journal"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Salamy, H., Harmanani, H.M.: An optimal formulation for test scheduling network-on-chip using multiple clock rates. In: Proceedings of the 24th Canadian Conference on Electrical and Computer Engineering (CCECE), pp. 215\u2013218 (2011)","DOI":"10.1109\/CCECE.2011.6030441"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Cota, E., Carro, L., Wagner, F., Lubaszewski, M.: Power-aware noc reuse on the testing of core-based systems. In: Proceedings of International Test Conference, pp. 612\u2013621 (2003)","DOI":"10.1109\/TEST.2003.1270888"},{"issue":"11","key":"10_CR13","doi-asserted-by":"publisher","first-page":"2502","DOI":"10.1109\/TCAD.2006.873898","volume":"25","author":"P. Rosinger","year":"2006","unstructured":"Rosinger, P., Al-Hasmi, B.M., Chakrabarty, K.: Thermal-safe Test Scheduling for Core-Based System-on-Chip Integrated Circuit. IEEE Trans. on Computer-aided Design of Integrated Circuit and Systems\u00a025(11), 2502\u20132512 (2006)","journal-title":"IEEE Trans. on Computer-aided Design of Integrated Circuit and Systems"},{"key":"10_CR14","unstructured":"Liu, C., Iyengar, V., Pradhan, D.K.: Thermal-aware Testing of Network-on-Chip Using Multiple-Frequency Clocking. In: Proceedings of VLSI Test Symposium, pp. 46\u201351 (2006)"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"He, Z.,, Z.: A heuristic for thermal-safe SoC test scheduling. In: Proceedings of International Test Conference, pp. 1\u201310 (2007)","DOI":"10.1109\/TEST.2007.4437573"},{"issue":"2","key":"10_CR16","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1109\/TCAD.2010.2079350","volume":"30","author":"C. Yao","year":"2011","unstructured":"Yao, C., Saluja, K.K., Ramanathan, P.: Power and Thermal Constrained Test Scheduling Under Deep Submicron Technologies. IEEE Trans. on Computer-aided Design of Integrated Circuit and Systems\u00a030(2), 317\u2013322 (2011)","journal-title":"IEEE Trans. on Computer-aided Design of Integrated Circuit and Systems"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Kennedy, I., Eberhart, R.C.: Particle Swarm Optimization. In: Proceedings of IEEE International Conference on Neural Networks, NJ, pp. 1942\u20131948 (1995)","DOI":"10.1109\/ICNN.1995.488968"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:03:45Z","timestamp":1746075825000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_10","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}