{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:54:17Z","timestamp":1725764057572},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_13","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"100-107","source":"Crossref","is-referenced-by-count":0,"title":["Performance Analysis of Subthreshold 32-Bit Kogge-Stone Adder for Worst-Case-Delay and Power in Sub-micron Technology"],"prefix":"10.1007","author":[{"given":"Himadri Singh","family":"Raghav","sequence":"first","affiliation":[]},{"given":"Sachin","family":"Maheshwari","sequence":"additional","affiliation":[]},{"given":"B. Prasad","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Kwong, J., Chandrakasan, A.P.: Variation Driven Device Sizing for Minimum Energy Subthreshold Circuits. In: Proc. of the International Symposium on Low Power Electronics and Design, New York, USA, pp. 8\u201313 (2006)","DOI":"10.1145\/1165573.1165578"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Savari Rani, S., Ramasamy, S., Rajan, C.C.A., Harini, V.: 8-Bit Sub Threshold Adders in 32nm CMOS Technology for. In: International Conference on Computing Communication and Networking Technologies, pp. 1\u20136 (2010)","DOI":"10.1109\/ICCCNT.2010.5591637"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Mishra, B., Botteron, C., Farine, P.A., AI-Hashimi, B.M.: Ultra Low Power Multi -Operand Adder Architecture for Subthreshold Circuits. In: 54th International Midwest Symposium on Circuits and Systems, pp. 1\u20134 (2011)","DOI":"10.1109\/MWSCAS.2011.6026458"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Tran, A.T., Baas, B.M.: Design of an energy-efficient 32-bit adder operating at Subthreshold voltages in 45-nm CMOS. In: 3rd International Conference on Communications and Electronics, pp. 87\u201391 (2010)","DOI":"10.1109\/ICCE.2010.5670687"},{"key":"13_CR5","unstructured":"Bagheri, M.R.: Ultra Low Power Sub-threshold Bridge Style Adder in Nanometer Technologies. Canadian Journal on Electrical and Electronics Engineering\u00a02(7) (July 2011)"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Ghobadi, N., Majidi, R., Mehran, M., Kusha, A.A.: Low Power 4-Bit Full Adder Cells in Subthreshold Regime. In: 18th Iranian Conf. on Electrical Engineering, pp. 362\u2013367 (May 2010)","DOI":"10.1109\/IRANIANCEE.2010.5507044"},{"key":"13_CR7","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"J.M. Rabaey","year":"2003","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikoli\u0107, B.: Digital Integrated Circuits: A Design Perspective, 2nd edn. Prentice-Hall, New Jersey (2003)","edition":"2"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T12:18:04Z","timestamp":1558786684000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_13","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}