{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:54:11Z","timestamp":1725764051280},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_15","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"118-127","source":"Crossref","is-referenced-by-count":4,"title":["A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance"],"prefix":"10.1007","author":[{"given":"Ratul Kumar","family":"Baruah","sequence":"first","affiliation":[]},{"given":"Roy P.","family":"Paily","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1038\/nnano.2010.15","volume":"5","author":"J.P. Colinge","year":"2010","unstructured":"Colinge, J.P., Lee, C.W., Afzalian, A., Akhavan, N.D., Yan, R., Ferain, I., Razavi, P., O\u2019Neill, B., Blake, A., White, M., Kelleher, A.M., McCarthy, B., Murphy, R.: Nanowire Transistors Without Junctions. Nature Nanotechnology\u00a05, 225\u2013229 (2010)","journal-title":"Nature Nanotechnology"},{"key":"15_CR2","first-page":"1","volume":"94","author":"C.W. Lee","year":"2009","unstructured":"Lee, C.W., Afzalian, A., Akhavan, N.D., Yan, R., Ferain, I., Colinge, J.P.: Junctionless Multigate Field - Effect Transistor. Applied Physics Letters\u00a094, 053 511-1\u2013053 511-2 (2009)","journal-title":"Applied Physics Letters"},{"key":"15_CR3","doi-asserted-by":"publisher","first-page":"102106","DOI":"10.1063\/1.3358131","volume":"96","author":"C.W. Lee","year":"2010","unstructured":"Lee, C.W., Afzalian, A., Akhavan, R., Ferain, N.D., Yan, I., Razavi, P.R., Doria, R.T., Colinge, J.P.: Low Subthreshold Slope in Junctionless Multigate Transistor. Applied Physics Letters\u00a096, 102106 (2010)","journal-title":"Applied Physics Letters"},{"key":"15_CR4","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1016\/j.sse.2009.12.003","volume":"54","author":"C.W. Lee","year":"2010","unstructured":"Lee, C.W., Ferain, I., Afzalian, A., Yan, R., Akhavan, N.D., Razavi, P., Colinge, J.P.: Performance estimation of junctionless multigate transistors. Solid-State Electronics\u00a054, 97\u2013103 (2010)","journal-title":"Solid-State Electronics"},{"key":"15_CR5","doi-asserted-by":"publisher","first-page":"2511","DOI":"10.1109\/TED.2011.2157826","volume":"58","author":"R.T. Doria","year":"2011","unstructured":"Doria, R.T., Pavanello, M.A., Trevisoli, R.D., de Souza, M., Lee, C.W., Ferain, I., Akhavan, N.D., Yan, R., Razavi, P., Yu, R., Kranti, A., Colinge, J.P.: Junctionless Multiple - Gate Transistors for Analog Applications. IEEE Trans. Electron Devices\u00a058, 2511\u20132519 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Cho, S., Kim, K.R., Park, B.G., Kang, I.M.: RF performance and small signal parameter extraction of junctionless silicon nanowire MOSFET. IEEE Trans. Electron Devices\u00a058(5) (2011)","DOI":"10.1109\/TED.2011.2109724"},{"issue":"7","key":"15_CR7","doi-asserted-by":"publisher","first-page":"1829","DOI":"10.1109\/TED.2012.2192499","volume":"59","author":"H. Lou","year":"2012","unstructured":"Lou, H., Zhang, L., Zhu, Y., Lin, X., Yang, S., He, J., Chan, M.: A Junctionless Nanowire Transistor with a Dual-Material Gate. IEEE Trans. Electron Devices\u00a059(7), 1829 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Razavi, P., Orouji, A.A.: Dual Material Gate Oxide Stack Symmetric Double Gate MOSFET: Improving Short Channel Effects of Nanoscale Double Gate MOSFET. In: Int. Biennial Baltic Electronics Conference (2008)","DOI":"10.1109\/ENICS.2008.33"},{"issue":"5","key":"15_CR9","doi-asserted-by":"crossref","first-page":"1829","DOI":"10.1109\/16.760391","volume":"46","author":"W. Long","year":"1999","unstructured":"Long, W., Ou, H., Kuo, J.-M., Chin, K.K.: Dual - Material Gate (DMG) Field Effect Transistor. IEEE Trans. Electron Devices\u00a046(5), 1829 (1999)","journal-title":"IEEE Trans. Electron Devices"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Ghosh, P., Haldar, S.R., Gupta, S., Gupta, M.: Analytical Modeling and Simulation for Dual Metal Gate Stack Architecture (DMGSA) Cylindrical\/Surrounded Gate MOSFET. J. of Semiconductor Technology and Science\u00a012(4) (2012)","DOI":"10.5573\/JSTS.2012.12.4.458"},{"issue":"1","key":"15_CR11","doi-asserted-by":"publisher","first-page":"372","DOI":"10.1109\/TED.2007.910564","volume":"55","author":"P. Kasturi","year":"2008","unstructured":"Kasturi, P., Saxena, M., Gupta, M., Gupta, R.S.: Dual Material Double - Layer Gate Stack SON MOSFET: A Novel Architecture for Enhanced Analog Performance\u2014Part I: Impact of Gate Metal Workfunction Engineering. IEEE Trans. Electron Devices\u00a055(1), 372\u2013381 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"15_CR12","doi-asserted-by":"publisher","first-page":"382","DOI":"10.1109\/TED.2007.910567","volume":"55","author":"P. Kasturi","year":"2008","unstructured":"Kasturi, P., Saxena, M., Gupta, M., Gupta, R.S.: Dual Material Double-Layer Gate Stack SON MOSFET: A Novel Architecture for Enhanced Analog Performance\u2014Part II: Impact of Gate - Dielectric Material Engineering. IEEE Trans. Electron Devices\u00a055(1), 382\u2013387 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"6","key":"15_CR13","doi-asserted-by":"publisher","first-page":"818","DOI":"10.1109\/LED.2012.2190036","volume":"33","author":"J.C. Park","year":"2012","unstructured":"Park, J.C., Lee, H.N.: Improvement of the Performance and Stability of Oxide Semiconductor Thin - Film Transistors Using Double-Stacked Active Layers. IEEE Trans. Electron Devices\u00a033(6), 818\u2013820 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"4","key":"15_CR14","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1109\/TED.2004.823803","volume":"51","author":"M. Kumar","year":"2004","unstructured":"Kumar, M., Chaudhry, A.: Two \u2013 dimensional analytical modelling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs. IEEE Trans. Electron Devices\u00a051(4), 569\u2013574 (2004)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"3","key":"15_CR15","doi-asserted-by":"publisher","first-page":"827","DOI":"10.1109\/TED.2007.914842","volume":"55","author":"S. Chakraborty","year":"2008","unstructured":"Chakraborty, S., Mallik, A., Sarkar, C.: Subthreshold performance of dual-material gate CMOS devices and circuits for ultralow power analog\/mixed-signal applications. IEEE Trans. Electron Devices\u00a055(3), 827\u2013832 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Duarte, J.P., Choi, S.J., Moon, D.I., Choi, Y.K.: Simple Analytical Bulk Current Model for Long - Channel Double \u2013 Gate Junctionless Transistors. IEEE Electron Device Letter\u00a032(6) (2011)","DOI":"10.1109\/LED.2011.2127441"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Sallese, J.M., Chevillon, N., Lallement, C., I\u00f1iguez, B., Pr\u00e9galdiny, F.: Charge-Based Modeling of Junctionless Double - Gate Field - Effect Transistors. IEEE Transactions on Electron Devices\u00a058(8) (2011)","DOI":"10.1109\/TED.2011.2156413"},{"key":"15_CR18","unstructured":"Atlas User\u2019s Manual: Device Simulation Software (2008)"},{"key":"15_CR19","volume-title":"Operation and Modeling of the MOS Transistor","author":"Y. Tsividis","year":"1999","unstructured":"Tsividis, Y.: Operation and Modeling of the MOS Transistor, 2nd edn. Oxford Univ. Press, New York (1999)","edition":"2"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T12:26:20Z","timestamp":1558787180000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_15","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}