{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:54:23Z","timestamp":1725764063333},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_19","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T09:41:21Z","timestamp":1386927681000},"page":"153-159","source":"Crossref","is-referenced-by-count":4,"title":["Impact of Fin Width and Graded Channel Doping on the Performance of 22nm SOI FinFET"],"prefix":"10.1007","author":[{"given":"Jose","family":"Joseph","sequence":"first","affiliation":[]},{"given":"Rajendra","family":"Patrikar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Magnone, P., et al.: Matching Performance of FinFET Devices with Fin Widths Down to 10 nm. IEEE Electron Device Letters\u00a030(12) (December 2009)","DOI":"10.1109\/LED.2009.2034117"},{"key":"19_CR2","unstructured":"Cho, H.J., et al.: Fin Width Scaling Criteria of Body-Tied FinFET in Sub-50 nm Regime. IEEE"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Colinge, J.P., et al.: FinFETs and Other Multi-Gate Transistors. Springer (2008)","DOI":"10.1007\/978-0-387-71752-4"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Lee, D.H., et al.: A Guideline for the Optimum Fin Width Considering Hot-Carrier and NBTI Degradation in MuGFETs. IEEE Electron Device Letters\u00a032(9) (September 2011)","DOI":"10.1109\/LED.2011.2159474"},{"key":"19_CR5","unstructured":"Lederer, D., et al.: Dependence of FinFET RF performance on fin width. IEEE (2006)"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Lin, C.-H., et al.: Channel Doping Impact on FinFETs for 22nm and Beyond. In: IEEE Symposium on VLSI Technology Digest of Technical Papers (2012)","DOI":"10.1109\/VLSIT.2012.6242438"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Akarvardar, K., et al.: Impact of Fin Doping and Gate Stack on FinFET (110) and (100) Electron and Hole Mobilities. IEEE Electron Device Letters\u00a033(3) (March 2012)","DOI":"10.1109\/LED.2011.2182603"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Dixit, A., et al.: Analysis of Parasitic S\/D Resistance in Multiple-Gate FETs. IEEE Transactions on Electron Devices\u00a052(6) (June 2005)","DOI":"10.1109\/TED.2005.848098"},{"key":"19_CR9","unstructured":"Lide, D.R., et al.: CRC Handbook of Chemistry and Physics, 90th edn. CRC Press, Boca Raton"},{"key":"19_CR10","unstructured":"Sentaurus TCAD User Manual, \n                  \n                    http:\/\/www.synopsis.com"},{"key":"19_CR11","unstructured":"Tuinhout, H.P., et al.: Effects of Gate Depletion and Boron Penetration on Matching of Deep Submicron CMOS Transistors. IEEE (1997)"},{"key":"19_CR12","unstructured":"Ma, W., et al.: Study of RF Performance for Graded-Channel SOI MOSFETs. IEEE"},{"key":"19_CR13","doi-asserted-by":"publisher","first-page":"917","DOI":"10.1016\/S0038-1101(00)00032-0","volume":"44","author":"M.A. Pavanello","year":"2000","unstructured":"Pavanello, M.A., et al.: Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects. Pergamon Solid-State Electronics\u00a044, 917\u2013922 (2000)","journal-title":"Pergamon Solid-State Electronics"},{"key":"19_CR14","unstructured":"The International Technology Roadmap for Semiconductors, \n                  \n                    http:\/\/www.itrs.net"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"Pei, G., et al.: FinFET design considerations based on 3-D Simulation and analytical modeling. IEEE Transactions on Electron Devices\u00a049(8) (August 2002)","DOI":"10.1109\/TED.2002.801263"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T08:15:12Z","timestamp":1558772112000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_19","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}