{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:54:22Z","timestamp":1725764062397},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_23","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T09:41:21Z","timestamp":1386927681000},"page":"185-193","source":"Crossref","is-referenced-by-count":1,"title":["Convex Optimization of Energy and Delay Using Logical Effort Method in Deep Sub-micron Technology"],"prefix":"10.1007","author":[{"given":"Sachin","family":"Maheshwari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rameez","family":"Raza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pramod","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anu","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"8","key":"23_CR1","doi-asserted-by":"publisher","first-page":"634","DOI":"10.1109\/TCSII.2009.2024245","volume":"56","author":"C.W. Cheng","year":"2009","unstructured":"Cheng, C.W., Markovic, D.: Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope Correction. IEEE Transactions on Circuits and Systems\u2014II: Express Briefs\u00a056(8), 634\u2013638 (2009)","journal-title":"IEEE Transactions on Circuits and Systems\u2014II: Express Briefs"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Tiwari, S.C., Gupta, A., Singh, K., Gupta, M.: Logical effort based auto-mated transistor width optimization methodology. In: IEEE World Congress on Information and Communication Technologies, Trivandrum, pp. 1067\u20131072 (2011)","DOI":"10.1109\/WICT.2011.6141396"},{"key":"23_CR3","unstructured":"Sutherland, I.E., Sproull, B.F., Harris, D.L.: Logical Effort: Design fast CMOS circuits (1998)"},{"issue":"8","key":"23_CR4","doi-asserted-by":"publisher","first-page":"1282","DOI":"10.1109\/JSSC.2004.831796","volume":"39","author":"D. Markovic","year":"2004","unstructured":"Markovic, D., Stojanovic, V., Nikolic, B., Horowitz, M.A., Brodersen, R.D.: Methods for True Energy-Performance Optimization. IEEE Journal of Solid-State Circuits\u00a039(8), 1282\u20131293 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"23_CR5","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1016\/j.vlsi.2010.02.002","volume":"43","author":"A. Kabbanin","year":"2010","unstructured":"Kabbanin, A.: Logical effort based dynamic power estimation and optimiza-tion of static CMOS circuits. Integral, the VLSI Journal\u00a043, 279\u2013288 (2010)","journal-title":"Integral, the VLSI Journal"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Aizik, Y., Kolodny, A.: Exploration of Energy-Delay Tradeoff in Digital cir-cuit Design. In: IEEE (2008)","DOI":"10.1109\/EEEI.2008.4736618"},{"key":"23_CR7","unstructured":"Kang, S.M., Leblebici, Y.: CMOS digital integrated circuits analysis and design (2003)"},{"key":"23_CR8","unstructured":"Mittal, K.V.: Optimization Methods in operations research and system analysis (2007)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T08:18:58Z","timestamp":1558772338000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_23","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}