{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:03:20Z","timestamp":1746158600382,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_25","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"204-213","source":"Crossref","is-referenced-by-count":6,"title":["Random-LRU: A Replacement Policy for Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Shirshendu","family":"Das","sequence":"first","affiliation":[]},{"given":"Nagaraju","family":"Polavarapu","sequence":"additional","affiliation":[]},{"given":"Prateek D.","family":"Halwe","sequence":"additional","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Jouppi, N.P., Muralimanohar, N.: Multi-Core Cache Hierarchies. Morgan & Claypool Publishers (2011)","DOI":"10.2200\/S00365ED1V01Y201105CAC017"},{"issue":"2","key":"25_CR2","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.52.0078","volume":"5","author":"L. Belady","year":"1966","unstructured":"Belady, L.: A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal\u00a05(2), 78\u2013101 (1966)","journal-title":"IBM Systems Journal"},{"key":"25_CR3","doi-asserted-by":"crossref","unstructured":"Wong, W., Baer, J.L.: Modified lru policies for improving second-level cache behavior. In: Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, HPCA-6, pp. 49\u201360 (2000)","DOI":"10.1109\/HPCA.2000.824338"},{"issue":"4","key":"25_CR4","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/TC.2007.70816","volume":"57","author":"M. Kharbutli","year":"2008","unstructured":"Kharbutli, M., Solihin, Y.: Counter-based cache replacement and bypassing algorithms. IEEE Trans. Comput.\u00a057(4), 433\u2013447 (2008)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"25_CR5","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1145\/1273440.1250709","volume":"35","author":"M.K. Qureshi","year":"2007","unstructured":"Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion policies for high performance caching. SIGARCH Comput. Archit. News\u00a035(2), 381\u2013391 (2007)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"25_CR6","doi-asserted-by":"crossref","unstructured":"Jain, A., Shrivastava, A., Chakrabarti, C.: La-lru: A latency-aware replacement policy for variation tolerant caches. In: 2011 24th International Conference on VLSI Design (VLSI Design), pp. 298\u2013303 (2011)","DOI":"10.1109\/VLSID.2011.24"},{"issue":"2","key":"25_CR7","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1145\/1150019.1136501","volume":"34","author":"M.K. Qureshi","year":"2006","unstructured":"Qureshi, M.K., Lynch, D.N., Mutlu, O., Patt, Y.N.: A case for mlp-aware cache replacement. SIGARCH Comput. Archit. News\u00a034(2), 167\u2013178 (2006)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"25_CR8","doi-asserted-by":"crossref","unstructured":"Belady, L.: A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal (1966)","DOI":"10.1147\/sj.52.0078"},{"key":"25_CR9","doi-asserted-by":"crossref","unstructured":"Wong, W., Baer, J.L.: Modified lru policies for improving second-level cache behavior. In: Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, HPCA-6, pp. 49\u201360 (2000)","DOI":"10.1109\/HPCA.2000.824338"},{"key":"25_CR10","unstructured":"Zahran, M.: Cache replacement policy revisited. In: The Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD) Held in Conjunction with the International Symposium on Computer Architecture (ISCA) (June 2007)"},{"key":"25_CR11","unstructured":"Fricker, C., Robert, P., Roberts, J.: A versatile and accurate approximation for lru cache performance. In: 2012 24th International Teletraffic Congress (ITC 24), pp. 1\u20138 (2012)"},{"key":"25_CR12","doi-asserted-by":"crossref","unstructured":"Morales, K., Lee, B.K.: Fixed segmented lru cache replacement scheme with selective caching. In: 2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC), pp. 199\u2013200 (2012)","DOI":"10.1109\/PCCC.2012.6407712"},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"Juan, F., Chengyan, L.: An improved multi-core shared cache replacement algorithm. In: 2012 11th International Symposium on Distributed Computing and Applications to Business, Engineering Science (DCABES), pp. 13\u201317 (2012)","DOI":"10.1109\/DCABES.2012.39"},{"issue":"4","key":"25_CR14","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M.K. Martin","year":"2005","unstructured":"Martin, M.M.K., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet\u2019s general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Comput. Archit. News\u00a033(4), 92\u201399 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"25_CR15","doi-asserted-by":"crossref","unstructured":"Agarwal, N., Krishna, T., Peh, L.S., Jha, N.: Garnet: A detailed on-chip network model inside a full-system simulator. In: IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2009, pp. 33\u201342 (April 2009)","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"25_CR16","unstructured":"Bienia, C.: Benchmarking Modern Multiprocessors. PhD thesis, Princeton University (January 2011)"},{"issue":"2","key":"25_CR17","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/MC.2003.1178046","volume":"36","author":"A. Alameldeen","year":"2003","unstructured":"Alameldeen, A., Martin, M., Mauer, C., Moore, K., Xu, M., Hill, M., Wood, D., Sorin, D.: Simulating a $2m commercial server on a $2k pc. Computer\u00a036(2), 50\u201357 (2003)","journal-title":"Computer"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:04:23Z","timestamp":1746075863000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_25","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}