{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:03:20Z","timestamp":1746158600654,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_27","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"223-232","source":"Crossref","is-referenced-by-count":0,"title":["Congestion Balancing Global Router"],"prefix":"10.1007","author":[{"given":"Shyamapada","family":"Mukherjee","sequence":"first","affiliation":[]},{"given":"Jibesh","family":"Patra","sequence":"additional","affiliation":[]},{"given":"Suchismita","family":"Roy","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","unstructured":"Ispd 1998 benchmark suite (1998), http:\/\/cseweb.ucsd.edu\/~kastner\/research\/labyrinth\/"},{"key":"27_CR2","unstructured":"Ispd 2007 benchmark suite (2007), http:\/\/archive.sigda.org\/ispd2007\/"},{"key":"27_CR3","unstructured":"Ispd 2008 benchmark suite (2008), http:\/\/archive.sigda.org\/ispd2008\/"},{"issue":"3","key":"27_CR4","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1109\/TEC.1961.5219222","volume":"EC-10","author":"C.Y. Lee","year":"1961","unstructured":"Lee, C.Y.: An algorithm for path connections and its applications. IRE Transactions on Electronic Computers\u00a0EC-10(3), 346\u2013365 (1961)","journal-title":"IRE Transactions on Electronic Computers"},{"key":"27_CR5","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1145\/369691.369699","volume-title":"Proceedings of the 2001 International Symposium on Physical Design, ISPD 2001","author":"C.J. Alpert","year":"2001","unstructured":"Alpert, C.J., Hrki\u0107, M., Hu, J., Kahng, A.B., Lillis, J., Liu, B., Quay, S.T., Sapatnekar, S.S., Sullivan, A.J., Villarrubia, P.: Buffered steiner trees for difficult instances. In: Proceedings of the 2001 International Symposium on Physical Design, ISPD 2001, pp. 4\u20139. ACM, New York (2001)"},{"issue":"12","key":"27_CR6","doi-asserted-by":"publisher","first-page":"1461","DOI":"10.1109\/43.331403","volume":"13","author":"C. Chiang","year":"1994","unstructured":"Chiang, C., Wong, C., Sarrafzadeh, M.: A weighted steiner tree-based global router with simultaneous length and density minimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a013(12), 1461\u20131469 (1994)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"27_CR7","doi-asserted-by":"crossref","unstructured":"Areibi, S., Xie, M., Vannelli, A.: An efficient rectilinear steiner tree algorithm for vlsi global routing. In: Canadian Conference on Electrical and Computer Engineering, vol.\u00a02, pp. 1067\u20131072 (2001)","DOI":"10.1109\/CCECE.2001.933590"},{"issue":"1","key":"27_CR8","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/43.673630","volume":"17","author":"J. Cong","year":"1998","unstructured":"Cong, J., Kahng, A., Leung, K.S.: Efficient algorithms for the minimum shortest path steiner arborescence problem with applications to vlsi physical design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a017(1), 24\u201339 (1998)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4","key":"27_CR9","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/43.602477","volume":"16","author":"J. Cong","year":"1997","unstructured":"Cong, J., Madden, P.: Performance-driven routing with multiple sources. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a016(4), 410\u2013419 (1997)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"9","key":"27_CR10","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TCAD.2002.801083","volume":"21","author":"J. Hu","year":"2002","unstructured":"Hu, J., Sapatnekar, S.: A timing-constrained simultaneous global routing algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a021(9), 1025\u20131036 (2002)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Kastner, R., Bozorgzadeh, E., Sarrafzadeh, M.: An exact algorithm for coupling-free routing (2001)","DOI":"10.1145\/369691.369711"},{"key":"27_CR12","volume-title":"Algorithms for VLSI Physical Design Automation","author":"N.A. Sherwani","year":"1999","unstructured":"Sherwani, N.A.: Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, Netherlands (1999)"},{"key":"27_CR13","doi-asserted-by":"crossref","unstructured":"Chang, Y.J., Lee, Y.T., Wang, T.C.: Nthu-route 2.0: A fast and stable global router. In: IEEE\/ACM International Conference on Computer-Aided Design, ICCAD 2008, pp. 338\u2013343 (November 2008)","DOI":"10.1109\/ICCAD.2008.4681595"},{"issue":"5","key":"27_CR14","doi-asserted-by":"publisher","first-page":"685","DOI":"10.1109\/TCAD.2010.2043575","volume":"29","author":"C.H. Hsu","year":"2010","unstructured":"Hsu, C.H., Chen, H.Y., Chang, Y.W.: Multilayer global routing with via and wire capacity considerations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a029(5), 685\u2013696 (2010)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4","key":"27_CR15","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1109\/TCAD.2009.2013991","volume":"28","author":"M. Ozdal","year":"2009","unstructured":"Ozdal, M., Wong, M.: Archer: A history-based global routing algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a028(4), 528\u2013540 (2009)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"27_CR16","doi-asserted-by":"publisher","first-page":"1066","DOI":"10.1109\/TCAD.2008.923255","volume":"27","author":"J. Roy","year":"2008","unstructured":"Roy, J., Markov, I.: High-performance routing at the nanometer scale. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a027(6), 1066\u20131077 (2008)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"27_CR17","doi-asserted-by":"crossref","unstructured":"McMurchie, L.E., Ebeling, C.: Pathfinder: A negotiation-based path-driven router for fpgas. In: Proceeding of the International Symposium on FPGAs. ACM\/IEEE (February 1995)","DOI":"10.1109\/FPGA.1995.242049"},{"key":"27_CR18","unstructured":"Xu, Y., Zhang, Y., Chu, C.: Fastroute 4.0: Global router with efficient via minimization. In: Asia and South Pacific Design Automation Conference, ASP-DAC 2009, pp. 576\u2013581 (January 2009)"},{"key":"27_CR19","doi-asserted-by":"crossref","unstructured":"Cao, Z., Jing, T., Xiong, J., Hu, Y., He, L., Hong, X.: Dprouter: A fast and accurate dynamic-pattern-based global routing algorithm. In: Asia and South Pacific Design Automation Conference, ASP-DAC 2007, pp. 256\u2013261 (January 2007)","DOI":"10.1109\/ASPDAC.2007.357995"},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Moffitt, M.: Maizerouter: Engineering an effective global router. In: Asia and South Pacific Design Automation Conference, ASPDAC 2008, pp. 226\u2013231 (March 2008)","DOI":"10.1109\/ASPDAC.2008.4483946"},{"issue":"2","key":"27_CR21","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1287\/ijoc.1040.0127","volume":"18","author":"L. Behjat","year":"2006","unstructured":"Behjat, L., Vannelli, A., Rosehart, W.: Integer linear programming models for global routing. INFORMS Journal on Computing\u00a018(2), 137\u2013150 (2006)","journal-title":"INFORMS Journal on Computing"},{"key":"27_CR22","doi-asserted-by":"crossref","unstructured":"Hu, J., Roy, J.A., Markov, I.L.: Sidewinder: A scalable ilp-based router. In: Proceedings of the 2008 International Workshop on System Level Interconnect Prediction, pp. 73\u201380. ACM (2008)","DOI":"10.1145\/1353610.1353625"},{"issue":"2","key":"27_CR23","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1497561.1497575","volume":"14","author":"M. Cho","year":"2009","unstructured":"Cho, M., Lu, K., Yuan, K., Pan, D.Z.: Boxrouter 2.0: A hybrid and robust global router with layer assignment for routability. ACM Trans. Des. Autom. Electron. Syst.\u00a014(2), 1\u201332 (2009)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"1","key":"27_CR24","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/TCAD.2010.2066030","volume":"30","author":"T.H. Wu","year":"2011","unstructured":"Wu, T.H., Davoodi, A., Linderoth, J.: Grip: Global routing via integer programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a030(1), 72\u201384 (2011)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"27_CR25","doi-asserted-by":"crossref","unstructured":"Muller, D.: Optimizing yield in global routing. In: IEEE\/ACM International Conference on Computer-Aided Design, ICCAD 2006, pp. 480\u2013486 (November 2006)","DOI":"10.1109\/ICCAD.2006.320161"},{"key":"27_CR26","doi-asserted-by":"crossref","unstructured":"Wu, T.H., Davoodi, A., Linderoth, J.T.: A parallel integer programming approach to global routing. In: 2010 47th ACM\/IEEE Design Automation Conference (DAC), pp. 194\u2013199 (June 2010)","DOI":"10.1145\/1837274.1837323"},{"key":"27_CR27","unstructured":"Shojaei, H., Davoodi, A., Basten, T.: Collaborative multiobjective global routing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a0PP(99), 1"},{"issue":"1","key":"27_CR28","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/TCAD.2007.907068","volume":"27","author":"C. Chu","year":"2008","unstructured":"Chu, C., Wong, Y.C.: Flute: Fast lookup table based rectilinear steiner minimal tree algorithm for vlsi design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a027(1), 70\u201383 (2008)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:04:02Z","timestamp":1746075842000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_27","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}