{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T07:13:46Z","timestamp":1767597226177,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_32","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"267-273","source":"Crossref","is-referenced-by-count":4,"title":["Optimization of Underlap FinFETs and Its SRAM Performance Projections Using High-k Spacers"],"prefix":"10.1007","author":[{"given":"Pankaj Kr.","family":"Pal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brajesh Kumar","family":"Kaushik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"6","key":"32_CR1","doi-asserted-by":"publisher","first-page":"1464","DOI":"10.1109\/TED.2007.896387","volume":"54","author":"J.W. Yang","year":"2007","unstructured":"Yang, J.W., Zeitzoff, P.M., Tseng, H.H.: Highly manufacturable double-gate FinFET with gate-source\/drain underlap. IEEE Trans. Electron Devices\u00a054(6), 1464\u20131470 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"32_CR2","doi-asserted-by":"crossref","unstructured":"Bansal, A., Paul, B.C., Roy, K.: Impact of gate underlap on gate capacitance and gate tunneling currents in 16nm DGMOS devices. In: IEEE SOI Conference, pp. 94\u201395 (2004)","DOI":"10.1109\/SOI.2004.1391570"},{"issue":"1","key":"32_CR3","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/TED.2004.841333","volume":"52","author":"V. Trivedi","year":"2005","unstructured":"Trivedi, V., Fossum, J.G., Chowdhury, M.M.: Nanoscale FinFETs with gate-source\/drain underlap. IEEE Trans. Electron Devices\u00a052(1), 56\u201362 (2005)","journal-title":"IEEE Trans. Electron Devices"},{"key":"32_CR4","doi-asserted-by":"crossref","unstructured":"Pal, P.K., Singh, P., Anand, B., Kaushik, B.K., Dasgupta, S.: Performance analysis of dual-k spacer at source on underlap FinFETs. In: Proc. Annual IEEE India Conf., Kochi, India, pp. 915\u2013919 (2012)","DOI":"10.1109\/INDCON.2012.6420747"},{"key":"32_CR5","unstructured":"International Technology Roadmap for Semiconductors (2012), http:\/\/public.itrs.net"},{"key":"32_CR6","unstructured":"Choi, Y.K.: FinFET process refinements for improved mobility and gate work function engineering. IEDM Technical Digest, 259\u2013262 (2002)"},{"key":"32_CR7","unstructured":"Sentaurus TCAD User Manual, Synopsys, Inc. (2010), http:\/\/www.synopsys.com"},{"issue":"1","key":"32_CR8","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1109\/LED.2007.911974","volume":"29","author":"A.B. Sachid","year":"2008","unstructured":"Sachid, A.B., Manoj, C.R., Sharma, D.K., Rao, V.R.: Gate fringe induced barrier lowering in underlap FinFET structures and its optimization. IEEE Electron Device Lett.\u00a029(1), 128\u2013130 (2008)","journal-title":"IEEE Electron Device Lett."},{"key":"32_CR9","unstructured":"Rabaey, J., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits, ch. 10. Prentice-Hall, Upper Saddle River (2002)"},{"issue":"5","key":"32_CR10","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E. Seevinck","year":"1987","unstructured":"Seevinck, E., List, F.J., Lohstroh, J.: Static-noise margin analysis of MOS SRAM cells. IEEE Journal of Solid-State Circuits\u00a022(5), 748\u2013754 (1987)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"8","key":"32_CR11","doi-asserted-by":"publisher","first-page":"1934","DOI":"10.1109\/TED.2007.901070","volume":"54","author":"S.H. Kim","year":"2007","unstructured":"Kim, S.H., Fossum, J.G.: Design Optimization and Performance Projections of Double-Gate FinFETs with Gate\u2013Source\/Drain Underlap for SRAM Application. IEEE Trans. Electron Devices\u00a054(8), 1934\u20131942 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"32_CR12","doi-asserted-by":"crossref","unstructured":"Song, X., Suzuki, M., Saraya, T., Nishida, A., Tsunomura, T., Kamohara, S., Takeuchi, K., Inaba, S., Mogami, T., Hiramoto, T.: Impact of DIBL variability on SRAM static noise margin analyzed by DMA SRAM TEG. International Electron Devices Meeting, 3.5.1\u20133.5.4 (2010)","DOI":"10.1109\/IEDM.2010.5703290"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:04:45Z","timestamp":1746075885000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_32","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}