{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:40:08Z","timestamp":1746078008790,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_36","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"304-311","source":"Crossref","is-referenced-by-count":0,"title":["Fault Aware Dynamic Adaptive Routing Using LBDR"],"prefix":"10.1007","author":[{"given":"Rimpy","family":"Bishnoi","sequence":"first","affiliation":[]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[]},{"given":"Mohit","family":"Baskota","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"Martin, G., Chang, H.: System-on-chip design. In: Proceedings of the 4th International Conference on ASIC, pp. 12\u201317 (2001)","DOI":"10.1109\/ICASIC.2001.982487"},{"key":"36_CR2","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the Design Automation Conference, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., Mahadevan, S.: A survey of research and practices of network-on-chip. ACM Comput. Surv.\u00a038(1) (June 2006)","DOI":"10.1145\/1132952.1132953"},{"issue":"1","key":"36_CR4","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R. Marculescu","year":"2009","unstructured":"Marculescu, R., Ogras, U.Y., Peh, L.-S., Jerger, N.E., Hoskote, Y.: Outstanding research problems in noc design: System, microarchitecture, and circuit perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a028(1), 3\u201321 (2009)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Hu, J., Marculescu, R.: Dyad - smart routing for networks-on-chip. In: 41st Proceedings of the Design Automation Conference, pp. 260\u2013263 (2004)","DOI":"10.1145\/996566.996638"},{"key":"36_CR6","unstructured":"Duato, J., Yalamanchili, S., Ni, L.M.: Interconnection networks - an engineering approach. IEEE (1997)"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Glass, C.J., Ni, L.M.: Fault-tolerant wormhole routing in meshes. In: The Twenty-Third International Symposium on Fault-Tolerant Computing, FTCS-23, Digest of Papers 1993, pp. 240\u2013249 (1993)","DOI":"10.1109\/FTCS.1993.627327"},{"key":"36_CR8","doi-asserted-by":"crossref","unstructured":"Glass, C.J., Ni, L.M.: The turn model for adaptive routing. In: Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 278\u2013287 (1992)","DOI":"10.1145\/139669.140384"},{"key":"36_CR9","unstructured":"Ali, M., Welzl, M., Zwicknagl, M., Hellebrand, S.: Considerations for fault-tolerant network on chips. In: The 17th International Conference on Microelectronics, ICM 2005, p. 5 (2005)"},{"issue":"7","key":"36_CR10","doi-asserted-by":"publisher","first-page":"848","DOI":"10.1109\/12.392844","volume":"44","author":"R.V. Boppana","year":"1995","unstructured":"Boppana, R.V., Chalasani, S.: Fault-tolerant wormhole routing algorithms for mesh networks. IEEE Transactions on Computers\u00a044(7), 848\u2013864 (1995)","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"36_CR11","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1109\/L-CA.2007.16","volume":"7","author":"J. Flich","year":"2008","unstructured":"Flich, J., Duato, J.: Logic-based distributed routing for nocs. Computer Architecture Letters\u00a07(1), 13\u201316 (2008)","journal-title":"Computer Architecture Letters"},{"key":"36_CR12","unstructured":"Jain, L., Al-Hashimi, B., Gaur, M.S., Laxmi, V., Narayanan, A.: Nirgam: A systemc based cycle accurate noc simulator (2010), http:\/\/www.nirgam.ecs.soton.ac.uk\/"},{"key":"36_CR13","unstructured":"Nirgam, http:\/\/wiki.mnit.ac.in\/mediawiki\/index.php\/Nirgam\/"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:03:36Z","timestamp":1746075816000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_36","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}