{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T04:33:31Z","timestamp":1772771611816,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642420238","type":"print"},{"value":"9783642420245","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_38","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T09:41:21Z","timestamp":1386927681000},"page":"322-329","source":"Crossref","is-referenced-by-count":11,"title":["On Designing Testable Reversible Circuits Using Gate Duplication"],"prefix":"10.1007","author":[{"given":"Joyati","family":"Mondal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debesh Kumar","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dipak","family":"Kole","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"38_CR1","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R. Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM Research and Development\u00a05, 183\u2013191 (1961)","journal-title":"IBM Research and Development"},{"key":"38_CR2","doi-asserted-by":"crossref","unstructured":"Polian, I., Hayes, J.P., Fienn, T., Becker, B.: A family of logical faults models for reverrsible circuits. In: Proc. of the Asian Test Symp., Kolkata, India, pp. 422\u2013427 (2005)","DOI":"10.1109\/ATS.2005.9"},{"key":"38_CR3","unstructured":"Maslov, D.: Reversible Logic Synthesis. Ph.D Thesis, The University of New Brunswick, Canada (September 2003)"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Rahaman, H., Kole, D., Das, D.K., Bhattacharya, B.B.: On the detection of missing gate fault in reversible circuit by a universal test set. In: Proc. of the VLSI Design, pp. 163\u2013168 (2008)","DOI":"10.1109\/VLSI.2008.106"},{"key":"38_CR5","unstructured":"Moore, G.E.: Cramming more components onto integrated circuits. Electronics Magazine, 114\u2013117 (April 19, 1965)"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Polian, I., Hayes, J.P.: Advanced modeling of faults in reversible. In: Proc. of the East-West Design & Test Symposium, pp. 376\u2013381 (2010)","DOI":"10.1109\/EWDTS.2010.5742135"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Soeken, M., Wille, R., Hilken, C., Przigoda, N., Drechsler, R.: Synthesis of reversible circuits with minimal lines for large functions. In: Proc. of the ASP-DAC, pp. 85\u201392 (2012)","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"38_CR8","unstructured":"Duttagupta, S., Pathak, G.J.: Design and synthesis of reversible Logic. In: Proc. of the International Conference on VLSI Design (2013)"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Datta, K., Rathi, G., Sengupta, I., Rahaman, H.: Synthesis of reversible circuits using heuristic search method. In: Proc. of the International Conference on VLSI Design, pp. 328\u2013333 (2012)","DOI":"10.1109\/VLSID.2012.92"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T08:14:18Z","timestamp":1558772058000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_38","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}