{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:33:21Z","timestamp":1764225201454},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_39","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"330-336","source":"Crossref","is-referenced-by-count":2,"title":["Circuit Transient Analysis Using State Space Equations"],"prefix":"10.1007","author":[{"given":"Kai Chi Alex","family":"Lam","sequence":"first","affiliation":[]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"39_CR1","doi-asserted-by":"crossref","unstructured":"Gulati, K., Croix, J., Khatri, S., Shastry, R.: Fast circuit simulation on graphics processing units. In: Asia and South Pacific Design Automation Conference, ASP-DAC 2009, pp. 403\u2013408 (January 2009)","DOI":"10.1109\/ASPDAC.2009.4796514"},{"key":"39_CR2","doi-asserted-by":"crossref","unstructured":"Poore, R.: Gpu-accelerated time-domain circuit simulation. In: Custom Integrated Circuits Conference, CICC 2009, pp. 629\u2013632. IEEE (September 2009)","DOI":"10.1109\/CICC.2009.5280743"},{"key":"39_CR3","doi-asserted-by":"crossref","unstructured":"Bayoumi, A.M., Hanafy, Y.Y.: Massive parallelization of SPICE device model evaluation on GPU-based SIMD architectures. In: Proceedings of the 1st International Forum on Next-Generation Multicore\/Manycore Technologies, IFMT 2008, pp. 12:1\u201312:5. ACM (2008)","DOI":"10.1145\/1463768.1463784"},{"key":"39_CR4","doi-asserted-by":"crossref","unstructured":"Perng, R., Weng, T., Li, K.: On performance enhancement of circuit simulation using multithreaded techniques. In: International Conference on Computational Science and Engineering, CSE 2009, vol.\u00a01, pp. 158\u2013165. IEEE (2009)","DOI":"10.1109\/CSE.2009.361"},{"key":"39_CR5","doi-asserted-by":"crossref","unstructured":"Peng, H., Cheng, C.: Parallel transistor level full-chip circuit simulation. In: Design, Automation & Test in Europe Conference & Exhibition, DATE 2009, pp. 304\u2013307. IEEE (2009)","DOI":"10.1109\/ASPDAC.2009.4796513"},{"key":"39_CR6","doi-asserted-by":"crossref","unstructured":"Andjelkovi\u0107, B., Litovski, V., Zerbe, V.: Grid-enabled parallel simulation based on parallel equation formulation. ETRI Journal\u00a032(4) (2010)","DOI":"10.4218\/etrij.10.0109.0197"},{"key":"39_CR7","unstructured":"Nagel, L.W.: SPICE2: A Computer Program to Simulate Semiconductor Circuits. PhD thesis, EECS Department, University of California, Berkeley (1975)"},{"key":"39_CR8","unstructured":"Litovski, V., Zwolinski, M.: VLSI circuit simulation and optimization. Springer (1996)"},{"issue":"7","key":"39_CR9","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MC.2008.209","volume":"41","author":"M. Hill","year":"2008","unstructured":"Hill, M., Marty, M.: Amdahl\u2019s law in the multicore era. Computer\u00a041(7), 33\u201338 (2008)","journal-title":"Computer"},{"issue":"13","key":"39_CR10","doi-asserted-by":"publisher","first-page":"1240","DOI":"10.1049\/el:19920783","volume":"28","author":"Y. Kang","year":"1992","unstructured":"Kang, Y., Lacy, J.: Conversion of MNA equations to state variable form for nonlinear dynamical circuits. Electronics Letters\u00a028(13), 1240\u20131241 (1992)","journal-title":"Electronics Letters"},{"key":"39_CR11","doi-asserted-by":"crossref","unstructured":"Zwolinski, M.: Multi-threaded circuit simulation using openmp. In: LASCAS 2010: IEEE Latin American Symposium on Circuits and Systems (February 2010)","DOI":"10.1109\/LASCAS.2010.7410242"},{"key":"39_CR12","unstructured":"Honkala, M., Roos, J., Valtonen, M.: New multilevel newton-raphson method for parallel circuit simulation. In: Proceedings of European Conference on Circuit Theory and Design, vol.\u00a01, pp. 113\u2013116 (2001)"},{"issue":"9","key":"39_CR13","doi-asserted-by":"publisher","first-page":"733","DOI":"10.1109\/TCS.1979.1084693","volume":"26","author":"N. Rabbat","year":"1979","unstructured":"Rabbat, N., Sangiovanni-Vincentelli, A., Hsieh, H.: A multilevel newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain. IEEE Transactions on Circuits and Systems\u00a026(9), 733\u2013741 (1979)","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"39_CR14","first-page":"47","volume":"5","author":"V. Horak","year":"2005","unstructured":"Horak, V., Gruber, P.: Parallel numerical solution of 2-d heat equation. Parallel Numerics\u00a05, 47\u201356 (2005)","journal-title":"Parallel Numerics"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T12:29:26Z","timestamp":1558787366000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_39","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}