{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:03:20Z","timestamp":1746158600639,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_41","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"345-352","source":"Crossref","is-referenced-by-count":0,"title":["Level-Accurate Peak Activity Estimation in Combinational Circuit Using BILP"],"prefix":"10.1007","author":[{"given":"Jaynarayan T.","family":"Tudu","sequence":"first","affiliation":[]},{"given":"Deepak","family":"Malani","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"41_CR1","unstructured":"Wang, C.-Y., Roy, K., Chou, T.-L.: Maximum power estimation for sequential circuits using a test generation based technique. In: Proceedings of the IEEE 1996 Custom Integrated Circuits Conference, pp. 229\u2013232 (May 1996)"},{"key":"41_CR2","doi-asserted-by":"crossref","unstructured":"Hsiao, M.S., Rudnick, E.M., Patel, J.H.: Effects of Delay Models on Peak Power Estimation of VLSI Sequential Circuits. In: International Conference on Computer Aided Design, pp. 45\u201351. IEEE (1997)","DOI":"10.1109\/ICCAD.1997.643360"},{"issue":"8","key":"41_CR3","doi-asserted-by":"publisher","first-page":"1605","DOI":"10.1142\/S0218126611007980","volume":"20","author":"A. Sagahyroon","year":"2011","unstructured":"Sagahyroon, A., Aloul, F.A.: Using SAT based technique in low power state assignment. Journal of Circuits, Systems, and Computers\u00a020(8), 1605\u20131618 (2011)","journal-title":"Journal of Circuits, Systems, and Computers"},{"key":"41_CR4","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/225871.225877","volume":"1","author":"M. Pedram","year":"1996","unstructured":"Pedram, M.: Power minimization in IC Design: Principles and Applications. ACM Transactions on Desing Automation of Electronics System\u00a01, 3\u201356 (1996)","journal-title":"ACM Transactions on Desing Automation of Electronics System"},{"key":"41_CR5","doi-asserted-by":"crossref","unstructured":"Devadas, S., Keutzer, K., White, J.: Estimation of power dissipation in CMOS combinational circuits. In: Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, pp. 19.7\/1 \u201319.7\/6 (May 1990)","DOI":"10.1109\/CICC.1990.124782"},{"key":"41_CR6","doi-asserted-by":"crossref","unstructured":"Mangassarian, H., Veneris, A., Safarpour, S., Najm, F., Abadir, M.: Maximum circuit activity estimation using pseudo-boolean satisfiability. In: Design, Automation Test in Europe Conference Exhibition, DATE 2007, pp. 1\u20136 (April 2007)","DOI":"10.1109\/DATE.2007.364519"},{"key":"41_CR7","doi-asserted-by":"publisher","first-page":"706","DOI":"10.1016\/j.mejo.2007.05.001","volume":"38","author":"A. Sagahyroon","year":"2007","unstructured":"Sagahyroon, A., Aloul, F.A.: Using SAT-based techniques in power estimation. Microelectronics Journal\u00a038, 706\u2013715 (2007)","journal-title":"Microelectronics Journal"},{"key":"41_CR8","unstructured":"Corporation, IBM ILOG CPLEX] optimization studio, in IBM Coporation (2010), http:\/\/www-01.ibm.com\/software\/integration\/optimization\/cplex-optimization-s"},{"key":"41_CR9","unstructured":"Li, R., Zhou, D., Du, D.: Satisfiability and integer programming as complementary tools. In: Proceedings of the ASP-DAC 2004. Asia and South Pacific Design Automation Conference, pp. 880\u2013883 (2004)"},{"key":"41_CR10","doi-asserted-by":"crossref","unstructured":"Tudu, J.T., Malani, D., Singh, V.: Ilp based approach for input vector controlled (ivc) toggle maximization in combinational circuits (2012)","DOI":"10.1007\/978-3-642-31494-0_20"},{"key":"41_CR11","unstructured":"Wang, C.-Y., Roy, K.: Maximum power estimation for CMOS circuits using deterministic and statistic approaches. In: Proceedings of the Ninth International Conference on VLSI Design, pp. 364\u2013369 (January 1996)"},{"key":"41_CR12","doi-asserted-by":"crossref","unstructured":"Pedram, M.: Advanced power estimation technique. In: Mermet, J., Nebel, W. (eds.) Low Power Design in Deep Submicron Technology. Kluwer Academic Publishers (1997)","DOI":"10.1007\/978-1-4615-5685-5_7"},{"key":"41_CR13","doi-asserted-by":"publisher","first-page":"942","DOI":"10.1109\/43.936376","volume":"20","author":"Q. Wu","year":"2001","unstructured":"Wu, Q., Qiu, Q., Pedram, M.: Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a020, 942\u2013956 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"41_CR14","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F. Najm","year":"1994","unstructured":"Najm, F.: A survey of power estimation techniques in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a02, 446\u2013455 (1994)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:04:30Z","timestamp":1746075870000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_41","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}