{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:53:59Z","timestamp":1725764039795},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_6","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"44-48","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Input Capacitance Modeling Methodology for Nano-Scale VLSI Standard Cell Library Characterization"],"prefix":"10.1007","author":[{"given":"Akhtar W.","family":"Alam","sequence":"first","affiliation":[]},{"given":"Esakkimuthu","family":"Dhakshinamoorthy","sequence":"additional","affiliation":[]},{"given":"Prince","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Narender","family":"Ponna","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"Kouno, T., Hashimoto, M., Onodera, H.: Dept. Communications and Computer Engineering. Kyoto University, Dept. Information Systems Engineering, Osaka University Input Capacitance Modeling of Logic Gates for Accurate Static Timing Analysis"},{"key":"6_CR2","doi-asserted-by":"publisher","first-page":"1627","DOI":"10.1109\/4.726547","volume":"33","author":"D.W. Bailey","year":"1998","unstructured":"Bailey, D.W., Benshneider, B.J.: Clocking design and analysis for a 600-MHz alpha microprocessor. Journal of Solid-State Circuits\u00a033, 1627\u20131633 (1998)","journal-title":"Journal of Solid-State Circuits"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Singhal, V., Bittlestone, C., Hill, A., Arvind, N.V.: Architecting asic libraries and flows in nanometer era. In: Proceedings of Design Automation Conference, pp. 776\u2013781 (June 2003)","DOI":"10.1145\/775832.776030"},{"key":"6_CR4","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1109\/JSSC.1986.1052515","volume":"21","author":"P. Subramaniam","year":"1986","unstructured":"Subramaniam, P.: Modeling MOS VLSI circuits for transient analysis. Journal of Solid-State Circuits\u00a021, 276\u2013285 (1986)","journal-title":"Journal of Solid-State Circuits"},{"key":"6_CR5","unstructured":"Synopsys. SiliconSmartTM ACE Version (June 2012)"},{"key":"6_CR6","unstructured":"Synopsys. PT Static Time Analysis"},{"key":"6_CR7","unstructured":"Synopsys \u201cCCS Timing White paper\u201d (1996)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T12:33:00Z","timestamp":1558787580000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_6","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}