{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:03:20Z","timestamp":1746158600146,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642420238"},{"type":"electronic","value":"9783642420245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-42024-5_9","type":"book-chapter","created":{"date-parts":[[2013,12,13]],"date-time":"2013-12-13T14:41:21Z","timestamp":1386945681000},"page":"66-73","source":"Crossref","is-referenced-by-count":4,"title":["Kapees: A New Tool for Standard Cell Placement"],"prefix":"10.1007","author":[{"given":"Sameer","family":"Pawanekar","sequence":"first","affiliation":[]},{"given":"Kalpesh","family":"Kapoor","sequence":"additional","affiliation":[]},{"given":"Gaurav","family":"Trivedi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Caldwell, A.E., Kahng, A.B., Markov, I.L.: Can recursive bisection alone produce routable, placements? In: Proceedings of Design Automation Conference, pp. 477\u2013482 (2000)","DOI":"10.1145\/337292.337549"},{"key":"9_CR2","unstructured":"Wang, M., Yang, X., Sarrafzadeh, M.: Dragon2000: standard-cell placement tool for large industry circuits. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), pp. 260\u2013263 (2000)"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Agnihotri, A., Yildiz, M.C., Khatkhate, A., Mathur, A., Ono, S., Madden, P.H.: Fractional cut: improved recursive bisection placement. In: Proceedings of International Conference on Computer Aided Design (ICCAD), pp. 307\u2013310 (November 2003)","DOI":"10.1109\/ICCAD.2003.1257685"},{"issue":"2","key":"9_CR4","doi-asserted-by":"publisher","first-page":"510","DOI":"10.1109\/JSSC.1985.1052337","volume":"20","author":"C. Sechen","year":"1985","unstructured":"Sechen, C., Sangiovanni-Vincentelli, A.: The timberwolf placement and routing package. IEEE Journal of Solid-State Circuits\u00a020(2), 510\u2013522 (1985)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"9_CR5","doi-asserted-by":"publisher","first-page":"734","DOI":"10.1109\/TCAD.2005.846366","volume":"24","author":"A.B. Kahng","year":"2005","unstructured":"Kahng, A.B., Wang, Q.: Implementation and extensibility of an analytic placer. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a024(5), 734\u2013747 (2005)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Cong, J., Xie, M.: A robust detailed placement for mixed-size ic designs. In: Proceedings of Asia and South Pacific Conference on Design Automation, pp. 188\u2013194 (January 2006)","DOI":"10.1145\/1118299.1118353"},{"issue":"2","key":"9_CR7","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1145\/103724.103725","volume":"23","author":"K. Shahookar","year":"1991","unstructured":"Shahookar, K., Mazumder, P.: VLSI cell placement techniques. ACM Computing Surveys\u00a023(2), 143\u2013220 (1991)","journal-title":"ACM Computing Surveys"},{"issue":"4","key":"9_CR8","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1109\/TCAD.2004.825870","volume":"23","author":"C.C. Chang","year":"2004","unstructured":"Chang, C.C., Cong, J., Romesis, M., Xie, M.: Optimality and scalability study of existing placement algorithms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a023(4), 537\u2013549 (2004)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"9_CR9","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1109\/43.828555","volume":"19","author":"C.J. Alpert","year":"2000","unstructured":"Alpert, C.J., Caldwell, A.E., Kahng, A.B., Markov, I.L.: Hypergraph partitioning with fixed vertices (VLSI CAD). IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a019(2), 267\u2013272 (2000)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Selvakkumaran, N., Karypis, G.: Theto - a fast and high-quality partitioning driven global placer. Technical report, in university of minnesota - computer science and engineering technical reports (2003)","DOI":"10.21236\/ADA439412"},{"key":"9_CR11","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1145\/1055137.1055188","volume-title":"Proceedings of the 2005 International Symposium on Physical Design, ISPD 2005","author":"T.C. Chen","year":"2005","unstructured":"Chen, T.C., Hsu, T.C., Jiang, Z.W., Chang, Y.W.: Ntuplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. In: Proceedings of the 2005 International Symposium on Physical Design, ISPD 2005, pp. 236\u2013238. ACM, New York (2005)"},{"key":"9_CR12","unstructured":"Capo: Tool, http:\/\/vlsicad.eecs.umich.edu\/BK\/PDtools\/tar.gz\/Placement-bin\/ (accessed 17 January 2013)"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Karypis, G., Kumar, V.: Multilevel k-way hypergraph partitioning. In: Proceedings of 36th Design Automation Conference, pp. 343\u2013348 (1999)","DOI":"10.1145\/309847.309954"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Kennings, A., Markov, I.: Analytical minimization of half-perimeter wirelength. In: Proceedings of Design Automation Conference (ASP-DAC), pp. 179\u2013184 (June 2000)","DOI":"10.1145\/368434.368600"},{"key":"9_CR15","unstructured":"Yang, X., Choi, B.K., Sarrafzadeh, M.: A standard-cell placement tool for designs with high row utilization. In: Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 45\u201347 (2002)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-42024-5_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T05:04:26Z","timestamp":1746075866000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-42024-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642420238","9783642420245"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-42024-5_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}