{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T16:11:10Z","timestamp":1746115870833,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642450075"},{"type":"electronic","value":"9783642450082"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-45008-2_13","type":"book-chapter","created":{"date-parts":[[2013,11,28]],"date-time":"2013-11-28T02:12:40Z","timestamp":1385604760000},"page":"157-168","source":"Crossref","is-referenced-by-count":0,"title":["Using Dynamic, Full Cache Locking and Genetic Algorithms for Cache Size Minimization in Multitasking, Preemptive, Real-Time Systems"],"prefix":"10.1007","author":[{"given":"Antonio","family":"Mart\u00ed Campoy","sequence":"first","affiliation":[]},{"given":"Francisco","family":"Rodr\u00edguez-Ballester","sequence":"additional","affiliation":[]},{"given":"Rafael","family":"Ors Carot","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"Aparicio, L.C., Segarra, J., Rodrguez, C., Vials, V.: Improving the wcet computation in the presence of a lockable instruction cache in multitasking real-time systems. Journal of Systems Architecture\u00a057(7), 695\u2013706 (2011), Special Issue on Worst-Case Execution-Time Analysis, http:\/\/www.sciencedirect.com\/science\/article\/pii\/S1383762110001086"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Busquets-Mataix, J., Serrano, J., Ors, R., Gil, P., Wellings, A.: Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In: Proceedings of the Real-Time Technology and Applications Symposium, pp. 204\u2013212. IEEE (June 1996)","DOI":"10.1109\/RTTAS.1996.509537"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Campoy, A.M., Ivars, A.P., Mataix, J.V.B.: Dynamic use of locking caches in multitask, preemptive real-time systems. In: Proceedings of the 15th World Congress of the International Federation of Automatic Control (2002)","DOI":"10.3182\/20020721-6-ES-1901.00974"},{"key":"13_CR4","unstructured":"Campoy, A.M., Rodr\u00edguez-Ballester, F., Ors, R., Serrano, J.: Saving cache memory using a locking cache in real-time systems. In: Proceedings of the 2009 International Conference on Computer Design, pp. 184\u2013189 (July 2009)"},{"key":"13_CR5","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/ECRTS.2005.34","volume-title":"Proceedings of the 17th Euromicro Conference on Real-Time Systems","author":"A.M. Campoy","year":"2005","unstructured":"Campoy, A.M., Puaut, I., Ivars, A.P., Mataix, J.V.B.: Cache contents selection for statically-locked instruction caches: An algorithm comparison. In: Proceedings of the 17th Euromicro Conference on Real-Time Systems, pp. 49\u201356. IEEE Computer Society, Washington, DC (2005), http:\/\/portal.acm.org\/citation.cfm?id=1084012.1084148"},{"key":"13_CR6","doi-asserted-by":"publisher","first-page":"412","DOI":"10.1145\/2228360.2228434","volume-title":"Proceedings of the 49th Annual Design Automation Conference, DAC 2012","author":"H. Ding","year":"2012","unstructured":"Ding, H., Liang, Y., Mitra, T.: Wcet-centric partial instruction cache locking. In: Proceedings of the 49th Annual Design Automation Conference, DAC 2012, pp. 412\u2013420. ACM, New York (2012), http:\/\/doi.acm.org\/10.1145\/2228360.2228434"},{"key":"13_CR7","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 4th edn. Morgan Kaufmann (2006)"},{"issue":"9","key":"13_CR8","doi-asserted-by":"publisher","first-page":"805","DOI":"10.1109\/32.950317","volume":"27","author":"C.G. Lee","year":"2001","unstructured":"Lee, C.G., Lee, K., Hahn, J., Seo, Y.M., Min, S.L., Ha, R., Hong, S., Park, C.Y., Lee, M., Kim, C.S.: Bounding cache-related preemption delay for real-time systems. IEEE Transactions on Software Engineering\u00a027(9), 805\u2013826 (2001)","journal-title":"IEEE Transactions on Software Engineering"},{"key":"13_CR9","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1145\/2001576.2001733","volume-title":"Proceedings of the 13th Annual Conference on Genetic and Evolutionary Computation, GECCO 2011","author":"A. Mart\u00ed-Campoy","year":"2011","unstructured":"Mart\u00ed-Campoy, A., Rodr\u00edguez-Ballester, F., Tamura Morimitsu, E., Ors, R.: An algorithm for deciding minimal cache sizes in real-time systems. In: Proceedings of the 13th Annual Conference on Genetic and Evolutionary Computation, GECCO 2011, pp. 1163\u20131170. ACM, New York (2011), http:\/\/doi.acm.org\/10.1145\/2001576.2001733"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"McPherson, G.: Applying and Interpreting Statistics. A Comprehensive Guide, 2nd edn. Springer Texts in Statistics. Springer (2001)","DOI":"10.1007\/978-1-4757-3435-5"},{"key":"13_CR11","unstructured":"Navabi, Z.: Embedded Core Design with FPGAs. McGraw-Hill Professional (2006)"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Patterson, D., Hennessy, J.: Computer Organization and Design: The Hardware\/software Interface. Morgan Kaufmann (1994)","DOI":"10.1016\/B978-1-4832-0775-9.50007-5"},{"key":"13_CR13","first-page":"1484","volume-title":"Proceedings of the conference on Design, automation and test in Europe, DATE 2007","author":"I. Puaut","year":"2007","unstructured":"Puaut, I., Pais, C.: Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison. In: Proceedings of the conference on Design, automation and test in Europe, DATE 2007, pp. 1484\u20131489. EDA Consortium, San Jose (2007), http:\/\/dl.acm.org\/citation.cfm?id=1266366.1266692"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Sascha Plazar, J.C.K., Marwedel, P.: Wcet-aware static locking of instruction caches. In: Proceedings of the 2012 International Symposium on Code Generation and Optimization, pp. 44\u201352 (2012)","DOI":"10.1145\/2259016.2259023"},{"key":"13_CR15","unstructured":"Tamura, E., Busquets-Mataix, J., Campoy, A.M.: Towards predictable, high-performance memory hierarchies in fixed-priority preemptive multitasking real-time systems. In: Proceedings of the 15th International Conference on Real-Time and Network Systems (RTNS-2007), pp. 75\u201384 (2007)"},{"issue":"1","key":"13_CR16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1324969.1324973","volume":"7","author":"X. Vera","year":"2007","unstructured":"Vera, X., Lisper, B., Xue, J.: Data cache locking for tight timing calculations. ACM Trans. Embed. Comput. Syst.\u00a07(1), 4:1\u20134:38 (2007), http:\/\/doi.acm.org\/10.1145\/1324969.1324973","journal-title":"ACM Trans. Embed. Comput. Syst."}],"container-title":["Lecture Notes in Computer Science","Theory and Practice of Natural Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-45008-2_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:06:17Z","timestamp":1746057977000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-45008-2_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642450075","9783642450082"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-45008-2_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}