{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:06:41Z","timestamp":1761977201360,"version":"build-2065373602"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642450723"},{"type":"electronic","value":"9783642450730"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-45073-0_6","type":"book-chapter","created":{"date-parts":[[2013,11,26]],"date-time":"2013-11-26T12:50:11Z","timestamp":1385470211000},"page":"107-124","source":"Crossref","is-referenced-by-count":2,"title":["Configurable Low-Latency Interconnect for Multi-core Clusters"],"prefix":"10.1007","author":[{"given":"Giulia","family":"Beanato","sequence":"first","affiliation":[]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/MM.2007.4378787","volume":"27","author":"J.D. Owens","year":"2007","unstructured":"Owens, J.D., Dally, W.J., Ho, R., Jayasimha, D.N., Keckler, S.W., Peh, L.-S.: Research challenges for on-chip interconnection networks. IEEE Micro\u00a027, 96\u2013108 (2007)","journal-title":"IEEE Micro"},{"key":"6_CR2","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/1941487.1941507","volume":"54","author":"S. Borkar","year":"2011","unstructured":"Borkar, S., Chien, A.A.: The Future of Microprocessors. Commun. ACM\u00a054, 67\u201377 (2011)","journal-title":"Commun. ACM"},{"key":"6_CR3","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on Chips: a New SoC Paradigm. Computer\u00a035, 70\u201378 (2002)","journal-title":"Computer"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Balkan, A., Qu, G., Vishkin, U.: A Mesh-of-Trees Interconnection Network for Single-Chip Parallel Processing Application-Specific Systems. In: International Conference on Architectures and Processors, pp. 73\u201380 (2006)","DOI":"10.1109\/ASAP.2006.6"},{"key":"6_CR5","unstructured":"Plurality, Ltd.: The hyperCore architecture. White Paper (2010)"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Rahimi, A., Loi, I., Kakoee, M., Benini, L.: A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters Design. In: Automation Test in Europe Conference, pp. 1\u20136 (2011)","DOI":"10.1109\/DATE.2011.5763085"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Xie, Y.: Processor Architecture Design Using 3D Integration Technology. In: 23rd International Conference on VLSI Design, pp. 446\u2013451 (2010)","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Li, F., Nicopoulos, C., Richardson, T., Xie, Y., Narayanan, V., Kandemir, M.: Design and management of 3D chip multiprocessors using network-in-memory. SIGARCH Comput. Archit. News\u00a034, 130\u2013141 (2006)","DOI":"10.1145\/1150019.1136497"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Loh, G.: 3D-Stacked memory architectures for multi-core processors. In: Proceedings of the 35th Annual International Symposium on Computer Architecture, pp. 453\u2013464 (2008)","DOI":"10.1145\/1394608.1382159"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Woo, D.H., Seong, N.H., Lewis, D., Lee, H.-H.: An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth. In: 16th International Symposium on High Performance Computer Architecture, pp. 1\u201312 (2010)","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Madan, N., Zhao, L., Muralimanohar, N., Udipi, A., Balasubramonian, R., Iyer, R., Makineni, S., Newell, D.: Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy. In: 15th International Symposium on High Performance Computer Architecture, pp. 262\u2013274 (2009)","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"6_CR12","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/2024723.2000074","volume":"39","author":"A. Mishra","year":"2011","unstructured":"Mishra, A., Dong, X., Sun, G., Xie, Y., Vijaykrishnan, N., Das, C.: Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs. SIGARCH Comput. Archit. News\u00a039, 69\u201380 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"6_CR13","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1145\/1150019.1136497","volume":"34","author":"F. Li","year":"2006","unstructured":"Li, F., Nicopoulos, C., Richardson, T., Xie, Y., Narayanan, V., Kandemir, M.: Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. SIGARCH Comput. Archit. News\u00a034, 130\u2013141 (2006)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Kim, J., Nicopoulos, C., Park, D., Das, R., Xie, Y., Narayanan, V., Yousif, M., Das, C.: A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In: 34th International Symposium on Computer Architecture, pp. 138\u2013149 (2007)","DOI":"10.1145\/1250662.1250680"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Park, D., Eachempati, S., Das, R., Mishra, A., Xie, Y., Vijaykrishnan, N., Das, C.: MIRA: A Multi-layered On-Chip Interconnect Router Architecture. In: 35th Annual International Symposium on Computer Architecture, pp. 251\u2013261 (2008)","DOI":"10.1145\/1394608.1382143"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Xu, Y., Du, Y., Zhao, B., Zhou, X., Zhang, Y., Yang, J.: A Low-Radix and Low-Diameter 3D Interconnection Network Design. In: 15th International Symposium on High Performance Computer Architecture, pp. 30\u201342 (2009)","DOI":"10.1109\/HPCA.2009.4798234"},{"key":"6_CR17","unstructured":"Xue, L., Gao, Y., Fu, J.: A High Performance 3D Interconnection Network for Many-Core Processors. In: 2nd International Conference on Computer Engineering and Technology, pp. 383\u2013389 (2010)"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Ben Ahmed, A., Ben Abdallah, A., Kuroda, K.: Architecture and Design of Efficient 3D Network-on-Chip (3D NoC) for Custom Multicore SoC. In: Broadband, Wireless Computing, Communication and Applications, pp. 67\u201373 (2010)","DOI":"10.1109\/BWCCA.2010.50"},{"key":"6_CR19","unstructured":"Design Compiler User Guide, Synopsys, version F-2011.09-SP2 (2011)"},{"key":"6_CR20","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1109\/JSSC.2010.2074070","volume":"46","author":"G. Plas Van der","year":"2011","unstructured":"Van der Plas, G., Limaye, P., Loi, I., Mercha, A., Oprins, H., Torregiani, C., Thijs, S., Linten, D., Stucchi, M., Katti, G., Velenis, D., Cherman, V., Vandevelde, B., Simons, V., De Wolf, I., Labie, R., Perry, D., Bronckers, S., Minas, N., Cupac, M., Ruythooren, W., Van Olmen, J., Phommahaxay, A., de Potter de ten Broeck, M., Opdebeeck, A., Rakowski, M., De Wachter, B., Dehan, M., Nelis, M., Agarwal, R., Pullini, A., Angiolini, F., Benini, L., Dehaene, W., Travaly, Y., Beyne, E., Marchal, P.: Design issues and considerations for low-cost 3-D TSV IC technology. J. of Solid-State Circuits\u00a046, 293\u2013307 (2011)","journal-title":"J. of Solid-State Circuits"},{"key":"6_CR21","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TCPMT.2010.2101910","volume":"1","author":"D.H. Kim","year":"2011","unstructured":"Kim, D.H., Mukhopadhyay, S., Lim, S.K.: Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling. IEEE Transactions on Components Packaging and Manufacturing Technology\u00a01, 168\u2013180 (2011)","journal-title":"IEEE Transactions on Components Packaging and Manufacturing Technology"},{"key":"6_CR22","unstructured":"Shi, B., Srivastava, A.: Liquid Cooling for 3D-ICs. In: International Green Computing Conference and Workshops, July 25-28, pp. 1\u20136, (2011)"},{"key":"6_CR23","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/TPDS.2009.27","volume":"21","author":"X. Zhou","year":"2010","unstructured":"Zhou, X., Yang, J., Xu, Y., Zhang, Y., Zhao, J.: Thermal-aware Task Scheduling for 3D Multicore Processors. IEEE Trans. Parallel Distrib. Syst.\u00a021, 60\u201371 (2010)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Goplen, B., Sapatnekar, S.: Thermal Via Placement in 3D ICs. In: International Symposium on Physical Design, pp. 167\u2013174 (2005)","DOI":"10.1145\/1055137.1055171"},{"key":"6_CR25","doi-asserted-by":"crossref","unstructured":"Yu, H., He, L.: Dynamic Power and Thermal Integrity in 3D Integration. In: Communications, Circuits and Systems, pp. 1108\u20131112 (2009)","DOI":"10.1109\/ICCCAS.2009.5250320"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-45073-0_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T23:29:15Z","timestamp":1746055755000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-45073-0_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642450723","9783642450730"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-45073-0_6","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2013]]}}}