{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:05:43Z","timestamp":1761977143072,"version":"build-2065373602"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642450723"},{"type":"electronic","value":"9783642450730"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-45073-0_7","type":"book-chapter","created":{"date-parts":[[2013,11,26]],"date-time":"2013-11-26T12:50:11Z","timestamp":1385470211000},"page":"125-143","source":"Crossref","is-referenced-by-count":2,"title":["A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks"],"prefix":"10.1007","author":[{"given":"Zhibin","family":"Xiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"Ho, R., Mai, K., Horowitz, M.: The future of wires. Proc. of IEEE\u00a089, 490\u2013504 (2001)","journal-title":"Proc. of IEEE"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Neeb, C., Wehn, N.: Designing efficient irregular networks for heterogeneous systems-on-chip. In: 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006), pp. 665\u2013672 (2006)","DOI":"10.1109\/DSD.2006.44"},{"issue":"5","key":"7_CR3","doi-asserted-by":"publisher","first-page":"674","DOI":"10.1109\/TVLSI.2008.2011205","volume":"17","author":"G. Leary","year":"2009","unstructured":"Leary, G., Srinivasan, K., Mehta, K., Chatha, K.: Design of network-on-chip architectures with a genetic algorithm-based technique. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017(5), 674\u2013687 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Pande, P.P., Grecu, C., Jones, M., Ivanov, A., Saleh, R.: Effect of traffic localization on energy dissipation in NoC-based interconnect. In: Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), pp. 1774\u20131777 (2005)","DOI":"10.1109\/ISCAS.2005.1464952"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Taylor, M., et al.: A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 170\u2013171 (February 2003)","DOI":"10.1109\/ISSCC.2003.1234253"},{"issue":"3","key":"7_CR6","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/JSSC.2007.916616","volume":"43","author":"Z. Yu","year":"2008","unstructured":"Yu, Z., Meeuwsen, M., Apperson, R., Sattari, O., Lai, M., Webb, J., Work, E., Truong, D., Mohsenin, T., Baas, B.: AsAP: An asynchronous array of simple processors. IEEE Journal of Solid-State Circuits\u00a043(3), 695\u2013705 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Bell, S., et al.: TILE64 processor: A 64-core soc with mesh interconnect. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 88\u201389 (February 2008)","DOI":"10.1109\/ISSCC.2008.4523070"},{"issue":"4","key":"7_CR8","doi-asserted-by":"publisher","first-page":"1130","DOI":"10.1109\/JSSC.2009.2013772","volume":"44","author":"D.N. Truong","year":"2009","unstructured":"Truong, D.N., Cheng, W.H., Mohsenin, T., Yu, Z., Jacobson, A.T., Landge, G., Meeuwsen, M.J., Tran, A.T., Xiao, Z., Work, E.W., Webb, J.W., Mejia, P.V., Baas, B.M.: A 167-processor computational platform in 65 nm CMOS. IEEE Journal of Solid-State Circuits\u00a044(4), 1130\u20131144 (2009)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"7_CR9","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/JSSC.2010.2079450","volume":"46","author":"J. Howard","year":"2011","unstructured":"Howard, J., Dighe, S., Vangal, S., Ruhl, G., Borkar, N., Jain, S., Erraguntla, V., Konow, M., Riepen, M., Gries, M., Droege, G., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van Der Wijngaart, R.: A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. IEEE Journal of Solid-State Circuits\u00a046(1), 173\u2013183 (2011)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Yin, A., Xu, T., Liljeberg, P., Tenhunen, H.: Explorations of honeycomb topologies for network-on-chip. In: Sixth IFIP International Conference on Network and Parallel Computing, NPC 2009, pp. 73\u201379 (October 2009)","DOI":"10.1109\/NPC.2009.34"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Becker, J., Henrici, F., Trendelenburg, S., Ortmanns, M., Manoli, Y.: A continuous-time hexagonal field-programmable analog array in 0.13um CMOS with 186MHz GBW. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 70\u201371 (February 2008)","DOI":"10.1109\/ISSCC.2008.4523061"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Malony, A.D.: Regular processor arrays. In: The 2nd Symposium on the Frontiers of Massively Parallel Computation, pp. 499\u2013502 (1988)","DOI":"10.1109\/FMPC.1988.47485"},{"key":"7_CR13","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/12.46277","volume":"39","author":"M.S. Chen","year":"1990","unstructured":"Chen, M.S., Shin, K., Kandlur, D.: Addressing, routing, and broadcasting in hexagonal mesh multiprocessors. IEEE Transactions on Computers\u00a039, 10\u201318 (1990)","journal-title":"IEEE Transactions on Computers"},{"issue":"9","key":"7_CR14","doi-asserted-by":"publisher","first-page":"875","DOI":"10.1109\/TPDS.2005.100","volume":"16","author":"C. Decayeux","year":"2005","unstructured":"Decayeux, C., Seme, D.: 3D hexagonal network: modeling, topological properties, addressing scheme, and optimal routing algorithm. IEEE Trans. on Parallel and Distributed Systems\u00a016(9), 875\u2013884 (2005)","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"7_CR15","doi-asserted-by":"publisher","first-page":"1036","DOI":"10.1109\/71.629486","volume":"8","author":"I. Stojmenovic","year":"1997","unstructured":"Stojmenovic, I.: Honeycomb networks: Topological properties and communication algorithms. IEEE Transactions on Parallel and Distributed Systems\u00a08, 1036\u20131042 (1997)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Chariete, A., Bakhouya, M., Gaber, J., Wack, M.: An approach for customizing on-chip interconnect architectures in soc design. In: 2012 International Conference on High Performance Computing and Simulation (HPCS), pp. 288\u2013294 (July 2012)","DOI":"10.1109\/HPCSim.2012.6266926"},{"issue":"5","key":"7_CR17","doi-asserted-by":"publisher","first-page":"750","DOI":"10.1109\/TVLSI.2009.2017912","volume":"18","author":"Z. Yu","year":"2010","unstructured":"Yu, Z., Baas, B.: A low-area multi-link interconnect architecture for GALS chip multiprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a018(5), 750\u2013762 (2010)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"7","key":"7_CR18","doi-asserted-by":"publisher","first-page":"890","DOI":"10.1109\/TCSVT.2011.2133290","volume":"21","author":"Z. Xiao","year":"2011","unstructured":"Xiao, Z., Baas, B.: A 1080p H.264\/AVC baseline residual encoder for a fine-grained many-core system. IEEE Transaction on Circuits and Systems for Video Technology\u00a021(7), 890\u2013902 (2011)","journal-title":"IEEE Transaction on Circuits and Systems for Video Technology"},{"key":"7_CR19","unstructured":"Work, E.W.: Algorithms and software tools for mapping arbitrarily connected tasks onto an asynchronous array of simple processors. Master\u2019s thesis, University of California, Davis, CA, USA (September 2007), http:\/\/www.ece.ucdavis.edu\/vcl\/pubs\/theses\/2007-4"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Tosun, S., Ozturk, O., Ozen, M.: An ILP formulation for application mapping onto network-on-chips. In: International Conference on Application of Information and Communication Technologies (AICT 2009), pp. 1\u20135 (October 2009)","DOI":"10.1109\/ICAICT.2009.5372524"},{"key":"7_CR21","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"Kirkpatrick, S., Gelatt, C.D., Vecchi, M.P.: Optimization by simulated annealing. Science\u00a0220, 671\u2013680 (1983)","journal-title":"Science"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Tran, A.T., Truong, D.N., Baas, B.M.: A complete real-time 802.11a baseband receiver implemented on an array of programmable processors. In: Asilomar Conference on Signals, Systems and Computers (ACSSC), pp. 165\u2013170 (October 2008)","DOI":"10.1109\/ACSSC.2008.5074384"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-45073-0_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T23:29:16Z","timestamp":1746055756000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-45073-0_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642450723","9783642450730"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-45073-0_7","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2013]]}}}