{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T16:11:11Z","timestamp":1746115871170,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642450723"},{"type":"electronic","value":"9783642450730"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-45073-0_8","type":"book-chapter","created":{"date-parts":[[2013,11,26]],"date-time":"2013-11-26T12:50:11Z","timestamp":1385470211000},"page":"144-161","source":"Crossref","is-referenced-by-count":0,"title":["Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections"],"prefix":"10.1007","author":[{"given":"Anelise","family":"Kologeski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Caroline","family":"Concatto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"8_CR1","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1109\/MDT.2005.94","volume":"22","author":"A. Dehon","year":"2005","unstructured":"Dehon, A., Naeimi, H.: Seven strategies for tolerating highly defective fabrication. IEEE Design & Test of Computers\u00a022(4), 306\u2013315 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Frantz, A.P., Kastensmidt, F.L., Carro, L., Cota, E.: Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk. In: Proceedings of 2006 International Test Conference (ITC), vol.\u00a01, pp. 1\u20139 (2006)","DOI":"10.1109\/TEST.2006.297635"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Lehtonen, T., Liljeberg, P., Plosila, J.: Online Reconfigurable Self-Timed Links for Fault Tolerant NoCs. In: VLSI Design, vol. 2007, Article ID 94676, pp. 1\u201313 (2007)","DOI":"10.1155\/2007\/94676"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Braga, M., Cota, E., Kastensmidt, F.L., Lubaszewski, M.: Efficiently using data splitting and retransmission to tolerate faults in networks-on-chip interconnects. In: Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 4101\u20134104 (2010)","DOI":"10.1109\/ISCAS.2010.5537611"},{"issue":"11","key":"8_CR5","doi-asserted-by":"publisher","first-page":"1626","DOI":"10.1109\/TVLSI.2008.2005722","volume":"17","author":"A. Ganguly","year":"2009","unstructured":"Ganguly, A., Pande, P.P., Belzer, B.: Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017(11), 1626\u20131639 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Kakoee, M.R., Bertacco, V., Benini, L.: ReliNoC: A reliable network for priority-based on-chip communication. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), March 14-18, pp. 1\u20136 (2011)","DOI":"10.1109\/DATE.2011.5763112"},{"issue":"3","key":"8_CR7","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1109\/TCAD.2010.2041851","volume":"29","author":"M. Palesi","year":"2010","unstructured":"Palesi, M., Kumar, S., Catania, V.: Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a029(3), 426\u2013440 (2010)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Koibuchi, M., Matsutani, H., Amano, H., Mark Pinkston, T.: A Lightweight Fault-Tolerant Mechanism for Network-on-Chip. In: 2nd ACM\/IEEE International Symposium on Networks-on-Chip, pp. 13\u201322 (2008)","DOI":"10.1109\/NOCS.2008.4492721"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Tornero, R., Sterrantino, V., Palesi, M., Ordua, J.M.: A multi-objective strategy for concurrent mapping and routing in networks on chip. In: IEEE International Symposium on Parallel & Distributed Processing, pp. 1\u20138 (2009)","DOI":"10.1109\/IPDPS.2009.5161128"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Concatto, C., Almeida, P., Kastensmidt, F., Cota, E., Lubaszewski, M., Herve, M.: Improving yield of torus NoCs through fault-diagnosis-and-repair of interconnect faults. In: 15th IEEE International On-Line Testing Symposium, IOLTS 2009, June 24-26, pp. 61\u201366 (2009)","DOI":"10.1109\/IOLTS.2009.5195984"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Agrawal, V.D.: Testing for Faults, Looking for Defects. In: 2011 12th Latin American Test Workshop (LATW), Keynote Talk (March 2011)","DOI":"10.1109\/LATW.2011.5985888"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Kologeski, A., Concatto, C., Carro, L., Kastensmidt, F.L.: Adaptive approach to tolerate multiple faulty links in Network-on-Chip. In: 2011 12th Latin American Test Workshop (LATW), March 27-30, pp. 1\u20136 (2011)","DOI":"10.1109\/LATW.2011.5985922"},{"issue":"1","key":"8_CR13","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/TCAD.2005.853707","volume":"25","author":"Y. Shih-yu","year":"2006","unstructured":"Shih-yu, Y., Papachristou, C.A.: A method for detecting interconnect DSM defects in systems on chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a025(1), 197\u2013204 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"9","key":"8_CR14","doi-asserted-by":"publisher","first-page":"937","DOI":"10.1109\/TVLSI.2004.832939","volume":"12","author":"L. Changbo","year":"2004","unstructured":"Changbo, L., Lei, H.: Distributed sleep transistor network for power reduction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a012(9), 937\u2013946 (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Shi, K., Howard, D.: Sleep Transistor Design and Implementation - Simple Concepts Yet Challenges To Be Optimum. In: International Symposium on VLSI Design, Automation and Test, pp. 1\u20134 (2006)","DOI":"10.1109\/VDAT.2006.258121"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Zeferino, C.A., Susin, A.A.: SoCIN: a parametric and scalable network-on-chip. In: Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003, September 8-11, pp. 169\u2013174 (2003)","DOI":"10.1109\/SBCCI.2003.1232824"},{"issue":"4","key":"8_CR17","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/JSSC.1983.1051966","volume":"18","author":"T. Sakurai","year":"1983","unstructured":"Sakurai, T.: Approximation of wiring delay in MOSFET LSI. IEEE Journal of Solid-State Circuits\u00a018(4), 418\u2013426 (1983)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Zeferino, C.A., Kreutz, M.E., Susin, A.A.: RASoC: a router soft-core for networks-on-chip. In: Design, Automation and Test in Europe Conference and Exhibition, vol.\u00a03, pp. 198\u2013203 (2004)","DOI":"10.1109\/DATE.2004.1269230"},{"issue":"9","key":"8_CR19","doi-asserted-by":"publisher","first-page":"1202","DOI":"10.1109\/TC.2008.62","volume":"57","author":"E. Cota","year":"2008","unstructured":"Cota, E., Kastensmidt, F.L., Cassel, M., Herve, M., Almeida, P., Meirelles, P., Amory, A., Lubaszewski, M.: A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip. IEEE Transactions on Computers\u00a057(9), 1202\u20131215 (2008)","journal-title":"IEEE Transactions on Computers"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Shih-Yu, Y., Papachristou, C.A., Taib-Azar, M.: Improving bus test via IDDT\u00a0and boundary scan. In: Proceedings of the Design Automation Conference, pp. 307\u2013312 (2001)","DOI":"10.1145\/378239.378493"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Grecu, C., Pande, P., Ivanov, A., Saleh, R.: BIST for network-on-chip interconnect infrastructures. In: Proceedings of the 24th IEEE VLSI Test Symposium, April 30-May 4, pp. 30\u201335 (2006)","DOI":"10.1109\/VTS.2006.22"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Kologeski, A., Concatto, C., Carro, L., Kastensmidt, F.L.: Improving Reliability in NoCs by Application-Specific Mapping Combined with Adaptive Fault-Tolerant Method in the Links. In: 2011 16th IEEE European Test Symposium (ETS), May 23-27, pp. 123\u2013128 (2011)","DOI":"10.1109\/ETS.2011.62"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Tornero, R., Sterrantino, V., Palesi, M., Orduna, J.: A multi-objective strategy for concurrent mapping and routing in networks on chip. In: IEEE International Symposium on Parallel & Distributed Processing, pp. 1\u20138 (2009)","DOI":"10.1109\/IPDPS.2009.5161128"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Choudhury, A., Palermo, G., Silvano, C., Zaccaria, V.: Yield Enhancement by Robust Application-specific Mapping on Network-on-Chips. In: NoCArc 2009 - Second International Workshop on Network on-Chip Architectures, pp. 37\u201342 (2009)","DOI":"10.1145\/1645213.1645223"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-45073-0_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T23:29:15Z","timestamp":1746055755000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-45073-0_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642450723","9783642450730"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-45073-0_8","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2013]]}}}