{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T12:40:12Z","timestamp":1742647212854,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540182948"},{"type":"electronic","value":"9783642456282"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1987]]},"DOI":"10.1007\/978-3-642-45628-2_12","type":"book-chapter","created":{"date-parts":[[2012,3,5]],"date-time":"2012-03-05T21:25:11Z","timestamp":1330982711000},"page":"129-140","source":"Crossref","is-referenced-by-count":1,"title":["Test Pattern Obtainment from Algorithmic Descriptions"],"prefix":"10.1007","author":[{"given":"Reinhard","family":"Reisig","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"JP Roth","year":"1966","unstructured":"J.P. Roth: \u201cDiagnosis of Automata Failures: A Calculus and a Method\u201d, IBM Journal Research Development, vol.10, pp.278\u2013291, July 1966.","journal-title":"IBM Journal Research Development"},{"key":"12_CR2","unstructured":"P. Goel: \u201cAn Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits\u201d, Proc. 1980 Fault Tolerant Computing Symposium, pp. 145-151, Oct.1980."},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Kwok-Woon Lai: \u201cFunctional Testing of Digital Systems\u201d, Proc. 20th Design Automation Conference, IEEE 1983, pp.207-213.","DOI":"10.1109\/DAC.1983.1585650"},{"key":"12_CR4","volume-title":"Dissertation, Abt. Informatik","author":"P Liell","year":"1983","unstructured":"P. Liell: \u201cTesterzeugung f\u00fcr Datenpfade aus iterativ aufgebauten Funktionsbausteinen\u201d, Dissertation, Abt. Informatik, Universit\u00e4t Kaiserslautern, FRG, 1983."},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"S.Y.H. Su, Tonysheng Lin: \u201cFunctional Testing Techniques for Digital LSI\/VLSI-Systems\u201d, proc. 21st Design Automation Conference, IEEE 1984, pp.517-528.","DOI":"10.1109\/DAC.1984.1585847"},{"key":"12_CR6","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1109\/TC.1980.1675602","volume":"C-29","author":"SM Thatte","year":"1980","unstructured":"S.M. Thatte J.A. Abraham: \u201cTest Generation for Microprocessors\u201d, IEEE Trans. on Computers, vol.C-29, pp.429\u2013441, June 1980.","journal-title":"IEEE Trans. on Computers"},{"key":"12_CR7","unstructured":"V.K. Agarwal: \u201cEasily Testable PLA Design\u201d, in: T.W. Williams (edt.): \u201cVLSI-Testing\u201d, North Holland, 1986."},{"key":"12_CR8","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1109\/C-M.1981.220300","volume":"14","author":"N Tredennick","year":"1981","unstructured":"N. Tredennick: \u201cHow to Flowchart for Hardware\u201d, IEEE Computer, vol.14, pp.87\u2013102, Dec. 1981.","journal-title":"IEEE Computer"},{"key":"12_CR9","unstructured":"B. Koenemann, J. Mucha, G. Zwiehoff: \u201cBuilt-in Logic Block Observation Techniques\u201d, Dig. International Test Conference, IEEE 1979, pp.37-41."},{"key":"12_CR10","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1109\/TC.1982.1675879","volume":"C-31","author":"TW Williams","year":"1982","unstructured":"T.W. Williams, K.P. Parker: \u201cDesign for Testability \u2014 A Survey\u201d, IEEE Trans. on Computers, vol.C-31, pp.2\u201315, Jan. 1982.","journal-title":"IEEE Trans. on Computers"},{"key":"12_CR11","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1109\/TC.1982.1676054","volume":"C-31","author":"YH Levendel","year":"1982","unstructured":"Y.H. Levendel, P.R. Menon: \u201cTest Generation Algorithms for Computer Hardware Description Languages\u201d, IEEE Trans. on Computers, vol.C-31, pp.577\u2013588, July 1982.","journal-title":"IEEE Trans. on Computers"},{"key":"12_CR12","unstructured":"J.H. Hopcroft, J.D. Ullman: \u201cIntroduction to Automata Theory, Languages, and Computation\u201d, Addison-Wesley, 1979."},{"key":"12_CR13","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TC.1968.229145","volume":"C-17","author":"JR Duley","year":"1968","unstructured":"J.R. Duley, D.L. Dietmeyer: \u201cA Digital System Design Language (DDL)\u201d, IEEE Trans. on Computers, vol.C-17, pp.850\u2013861, Sept.1968.","journal-title":"IEEE Trans. on Computers"},{"key":"12_CR14","unstructured":"R. Hartenstein: \u201cFundamentals of Structured Hardware Design\u201d, North Holland 1977."},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"W.R. Adrion, M.A. Branstad, J.C. Cherniavsky: \u201cValidation, Verification, and Testing of Computer Software\u201d, Computing Surveys, vol.14, June 1982.","DOI":"10.6028\/NBS.SP.500-75"},{"key":"12_CR16","unstructured":"J.P. Hayes: \u201cComputer Architecture and Organization\u201d, McGraw-Hill, 1978."}],"container-title":["Informatik-Fachberichte","Fehlertolerierende Rechensysteme \/ Fault-Tolerant Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-45628-2_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T12:11:13Z","timestamp":1742645473000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-45628-2_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987]]},"ISBN":["9783540182948","9783642456282"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-45628-2_12","relation":{},"ISSN":["0343-3005"],"issn-type":[{"type":"print","value":"0343-3005"}],"subject":[],"published":{"date-parts":[[1987]]}}}