{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T00:46:09Z","timestamp":1742949969351,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540182948"},{"type":"electronic","value":"9783642456282"}],"license":[{"start":{"date-parts":[[1987,1,1]],"date-time":"1987-01-01T00:00:00Z","timestamp":536457600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1987,1,1]],"date-time":"1987-01-01T00:00:00Z","timestamp":536457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1987]]},"DOI":"10.1007\/978-3-642-45628-2_15","type":"book-chapter","created":{"date-parts":[[2012,3,5]],"date-time":"2012-03-05T21:25:11Z","timestamp":1330982711000},"page":"165-175","source":"Crossref","is-referenced-by-count":0,"title":["Universal Test Controller Chip for Board Self Test"],"prefix":"10.1007","author":[{"given":"Andrzej","family":"H\u0142awiczka","sequence":"first","affiliation":[]},{"given":"Dariusz","family":"Badura","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"Komonytski D.: LSI Self-Test Using Level Sensitive Scan Design and Signature Analysis. Proceeding of Test Conference pp.414-424, 1982 IEEE."},{"key":"15_CR2","unstructured":"Komonytski D.: Synthesis of Techniques Creates Complete System Self-Test. Electronics, March 10, 1983, pp.110-115."},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"McCluskey E.J.: Built-in Self-Test Structures. IEEE Design and Test, April 1985, pp.29-36.","DOI":"10.1109\/MDT.1985.294857"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Beenker F.P.M., C.M. Maunder and C. Vivier: A standard boundary scan architecture. Joint Test Action Group, Draft 3, September 1986.","DOI":"10.1049\/cae.1986.0033"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"McCluskey E.J.: Built-in Self-Test Techniques. IEEE Design and Test, April 1985, pp.21-28.","DOI":"10.1109\/MDT.1985.294856"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"H\u0142awiczka A.: Compression of Three-State Data Serial Streams by means of Parallel LFSR Signature Analyzer. LEEE Trans. on Comp., August 1986, vol. C-35, no 8, pp.732-741.","DOI":"10.1109\/TC.1986.1676824"},{"key":"15_CR7","unstructured":"H\u0142awiczka A., H. Kubica: The method of increasing the probability of detecting errors for signature analysis, Proc. of 4th Int\u2019l FTSD Conf., Brno, pp. 273-277, \/1981\/."},{"key":"15_CR8","unstructured":"H\u0142awiczka A.: Parallel Multisignature Analysis of Fault in the Multioutput Digital System, Proceeding of 1.6th FTCS Conference, Vienna, July 1986, pp.398-403."},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"H\u0142awiczka A.: VLSI Wafers and Boards Diagnostics Using Multisignature Analysis, Proc, of 2nd European Workshop on Fault Diagnostics, Reliability and Related Knoledge-based Approaches, Manchester April 1987 \/Accepted for publication\/.","DOI":"10.1016\/B978-0-08-034922-0.50037-6"},{"key":"15_CR10","unstructured":"Bhavsar D.K.:\u201cConcatenable Polydividers\u201d: Bit-Slices LFSR Chips for Board Self-Test. Proceeding of International Test Conference, 1985, pp., 88-93."},{"key":"15_CR11","unstructured":"H\u0142awiczka A.: The Survay on Signature Testing Methods. Proceeding of 9th International Fault Tolerant System Diagnostics Conference, Brno, June 1986, pp. 90-99."},{"issue":"3","key":"15_CR12","doi-asserted-by":"publisher","first-page":"476","DOI":"10.1049\/el:19870343","volume":"23","author":"A H\u0142awiczka","year":"1987","unstructured":"H\u0142awiczka A.: BIST structure using multiinput shift register with initial value. Electronics Letters 23rd April 1987, vol 23 No 3, pp.476\u2013478.","journal-title":"Electronics Letters"}],"container-title":["Informatik-Fachberichte","Fehlertolerierende Rechensysteme \/ Fault-Tolerant Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-45628-2_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,23]],"date-time":"2023-01-23T16:12:13Z","timestamp":1674490333000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-45628-2_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987]]},"ISBN":["9783540182948","9783642456282"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-45628-2_15","relation":{},"ISSN":["0343-3005"],"issn-type":[{"type":"print","value":"0343-3005"}],"subject":[],"published":{"date-parts":[[1987]]}}}