{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T10:10:01Z","timestamp":1746180601740,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642544194"},{"type":"electronic","value":"9783642544200"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-642-54420-0_44","type":"book-chapter","created":{"date-parts":[[2014,4,9]],"date-time":"2014-04-09T21:40:41Z","timestamp":1397079641000},"page":"444-453","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Memory Subsystem and Computational Model for Parallel Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Yamuna","family":"Rajasekhar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ron","family":"Sass","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"44_CR1","doi-asserted-by":"crossref","unstructured":"Albonesi, D.: Selective cache ways: on-demand cache resource allocation. In: Proceedings of the 32nd Annual International Symposium on Microarchitecture, MICRO-32, pp. 248\u2013259 (1999)","DOI":"10.1109\/MICRO.1999.809463"},{"issue":"2","key":"44_CR2","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1287\/opre.43.2.298","volume":"43","author":"D. Bertsimas","year":"1995","unstructured":"Bertsimas, D., Nakazato, D.: The distributional little\u2019s law and its applications. Operations Research\u00a043(2), 298\u2013310 (1995)","journal-title":"Operations Research"},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"Frigo, M., Johnson, S.: Fftw: an adaptive software architecture for the fft. In: Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, vol.\u00a03, pp. 1381\u20131384 (1998)","DOI":"10.1109\/ICASSP.1998.681704"},{"key":"44_CR4","doi-asserted-by":"crossref","unstructured":"Huang, B., Sass, R., DeBardeleben, N., Blanchard, S.: Pydac: A resilient run-time framework for divide-and-conquer applications on a heterogeneous many-core architecture. In: The 6th Workshop on UnConventional High Performance Computing, UCHPC at Euro-Par 2013 (2013)","DOI":"10.1007\/978-3-642-54420-0_82"},{"key":"44_CR5","unstructured":"Johnson, J.R.: Automated performance tuning. In: Proceedings of the 4th International Workshop on Parallel and Symbolic Computation, PASCO 2010, pp. 20\u201321. ACM, New York (2010), http:\/\/doi.acm.org\/10.1145\/1837210.1837215"},{"issue":"11","key":"44_CR6","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/2.730733","volume":"31","author":"C. Kozyrakis","year":"1998","unstructured":"Kozyrakis, C., Patterson, D.: A new direction for computer architecture research. Computer\u00a031(11), 24\u201332 (1998)","journal-title":"Computer"},{"key":"44_CR7","unstructured":"Njoroge, N., Casper, J., Wee, S., Teslyar, Y., Ge, D., Kozyrakis, C., Olukotun, K.: Atlas: a chip-multiprocessor with transactional memory support. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2007, pp. 3\u20138, EDA Consortium, San Jose (2007), http:\/\/dl.acm.org\/citation.cfm?id=1266366.1266370"},{"key":"44_CR8","unstructured":"Kogge, P., et al.: Exascale computing study: Technology challenges in achieving exascale systems. Tech. Rep. TR-2008-13, DARPA Information Processing Techniques Office (IPTO) sponsored study (2008), http:\/\/www.cse.nd.edu\/Reports\/2008TR-2008-13.pdf"},{"key":"44_CR9","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/SAAHPC.2011.23","volume-title":"Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing, SAAHPC 2011","author":"Y. Rajasekhar","year":"2011","unstructured":"Rajasekhar, Y., Sass, R.: A first analysis of a dynamic memory allocation controller (dmac) core. In: Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing, SAAHPC 2011, pp. 64\u201367. IEEE Computer Society, Washington, DC (2011), http:\/\/dx.doi.org\/10.1109\/SAAHPC.2011.23"},{"issue":"1","key":"44_CR10","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"W.A. Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. SIGARCH Comput. Archit. News\u00a023(1), 20\u201324 (1995), http:\/\/doi.acm.org\/10.1145\/216585.216588","journal-title":"SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2013: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-54420-0_44","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T09:49:05Z","timestamp":1746179345000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-54420-0_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783642544194","9783642544200"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-54420-0_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}