{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:35:19Z","timestamp":1725791719387},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642544194"},{"type":"electronic","value":"9783642544200"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-642-54420-0_76","type":"book-chapter","created":{"date-parts":[[2014,4,9]],"date-time":"2014-04-09T21:40:41Z","timestamp":1397079641000},"page":"779-789","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Designing Applications with Predictable Runtime Characteristics for the Baremetal Intel SCC"],"prefix":"10.1007","author":[{"given":"Devendra","family":"Rai","sequence":"first","affiliation":[]},{"given":"Lars","family":"Schor","sequence":"additional","affiliation":[]},{"given":"Nikolay","family":"Stoimenov","sequence":"additional","affiliation":[]},{"given":"Iuliana","family":"Bacivarov","sequence":"additional","affiliation":[]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"76_CR1","unstructured":"http:\/\/www.kalray.eu\/"},{"key":"76_CR2","unstructured":"http:\/\/www.tilera.com\/products\/processors"},{"key":"76_CR3","doi-asserted-by":"crossref","unstructured":"Clauss, C., et al.: Evaluation and Improvements of Programming Models for the Intel SCC Many-Core Processor. In: Proc. HPCS, pp. 525\u2013532 (2011)","DOI":"10.1109\/HPCSim.2011.5999870"},{"key":"76_CR4","doi-asserted-by":"crossref","unstructured":"Howard, J., et al.: A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS. In: Proc. ISSCC, pp. 108\u2013109 (2010)","DOI":"10.1109\/ISSCC.2010.5434077"},{"issue":"3","key":"76_CR5","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1109\/TIP.2004.840683","volume":"14","author":"X. Li","year":"2005","unstructured":"Li, X.: Demosaicing by successive approximation. IEEE Transactions on Image Processing\u00a014(3), 370\u2013379 (2005)","journal-title":"IEEE Transactions on Image Processing"},{"key":"76_CR6","unstructured":"Mattson, T.G.: Using Intel\u2019s Single-Chip Cloud Computer (SCC), \n                    \n                      http:\/\/communities.intel.com\/docs\/DOC-19269\n                    \n                    \n                   (online February 2012)"},{"key":"76_CR7","doi-asserted-by":"crossref","unstructured":"Mattson, T.G., et al.: The 48-core SCC Processor: The Programmer\u2019s View. In: Proc. SC, pp. 1\u201311 (2010)","DOI":"10.1109\/SC.2010.53"},{"key":"76_CR8","doi-asserted-by":"crossref","unstructured":"Puffitsch, W., Noulard, E., Pagetti, C.: Mapping a multi-rate synchronous language to a many-core processor. In: 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 293\u2013302 (2013)","DOI":"10.1109\/RTAS.2013.6531101"},{"issue":"1","key":"76_CR9","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1145\/1945023.1945033","volume":"45","author":"R.F. Wijngaart van der","year":"2011","unstructured":"van der Wijngaart, R.F., et al.: Light-weight Communications on Intel\u2019s Single-chip Cloud Computer Processor. SIGOPS Oper. Syst. Rev.\u00a045(1), 73\u201383 (2011)","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"76_CR10","doi-asserted-by":"crossref","unstructured":"Zimmer, C., Mueller, F.: Low contention mapping of real-time tasks onto tilepro 64 core processors. In: 2012 IEEE 18th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 131\u2013140 (2012)","DOI":"10.1109\/RTAS.2012.36"},{"key":"76_CR11","unstructured":"Ziwisky, M., et al.: BareMichael: A Minimalistic Bare-Metal Framework for the Intel SCC. In: Proc. MARC, pp. 66\u201371 (2012)"},{"key":"76_CR12","unstructured":"\u00c5kerholm, M., Samuelsson, T.: Design and Benchmarking of Real-Time Multiprocessor Operating System Kernels. Master\u2019s thesis, M\u00e4lardalen University (2002)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2013: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-54420-0_76","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:12:35Z","timestamp":1587341555000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-54420-0_76"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783642544194","9783642544200"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-54420-0_76","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}