{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:48:08Z","timestamp":1725634088827},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540138624"},{"type":"electronic","value":"9783642700873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1984]]},"DOI":"10.1007\/978-3-642-70087-3_4","type":"book-chapter","created":{"date-parts":[[2011,11,14]],"date-time":"2011-11-14T15:17:17Z","timestamp":1321283837000},"page":"37-46","source":"Crossref","is-referenced-by-count":1,"title":["Testprobleme bei H\u00f6chstintegrierten Schaltungen"],"prefix":"10.1007","author":[{"given":"J.","family":"Mucha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","series-title":"Automata Studies, Annals Math. Studies, No. 34","first-page":"129","volume-title":"Gedankenxperiments on Sequential Machines","author":"EF Moore","year":"1956","unstructured":"Moore, E. F.: Gedankenxperiments on Sequential Machines. Automata Studies, Annals Math. Studies, No. 34, Princeton, N. J., 1956, pp. 129\u2013153."},{"issue":"8","key":"4_CR2","doi-asserted-by":"publisher","first-page":"821","DOI":"10.1109\/T-C.1975.224313","volume":"C-24","author":"H Fujiwara","year":"1975","unstructured":"Fujiwara, H., Nagao, Y., Sasao, T., and Kinoshita, K.: Easily Testable Sequential Machines with Extra Inputs. IEEE Trans. Computers, vol. C-24, no. 8, Aug. 1975, pp. 821\u2013826.","journal-title":"IEEE Trans. Computers"},{"key":"4_CR3","first-page":"8","volume-title":"Mikroprozessor-Selbsttest auf der Basis des Befehlssatzes","author":"A Hunger","year":"1982","unstructured":"Hunger, A.: Mikroprozessor-Selbsttest auf der Basis des Befehlssatzes. Elektron. Rechenanlagen, Bd. 24, pp. 8\u201315, Jan. 1982."},{"issue":"6","key":"4_CR4","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1109\/TC.1980.1675602","volume":"C-29","author":"MS Thatte","year":"1980","unstructured":"Thatte, M. S. and Abraham, J. A.: Testgeneration for Microprocessors. IEEE Trans. Computers, vol. C-29, no. 6, June 1980, pp. 429\u2013441.","journal-title":"IEEE Trans. Computers"},{"key":"4_CR5","first-page":"339","volume-title":"Trends in VLSI Testing","author":"EB Eichelberger","year":"1983","unstructured":"Eichelberger, E. B. and Lindbloom, E.: Trends in VLSI Testing. Proc. VLSr83 Conf., Trondheim, Aug. 16.\u201319, 1983, pp. 339\u2013348."},{"key":"4_CR6","unstructured":"Williams, T. W.: The History and Theory of Stuck-at Fault. Proc. of the 6th International Conference on Circuit Theory and Design, Stuttgart, Sept. 6\u20138, pp. 80\u201381."},{"key":"4_CR7","volume-title":"Diagnosis and Reliable Design of Digital Systems","author":"MA Breuer","year":"1977","unstructured":"Breuer, M. A. and Friedman, A. D.: Diagnosis and Reliable Design of Digital Systems. Pitman Publishing Limited, London 1977."},{"issue":"5","key":"4_CR8","first-page":"1449","volume":"57","author":"RL Wadsack","year":"1978","unstructured":"Wadsack, R. L.: Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits. BSTJ, vol. 57, no. 5, May \u2013 June 1978, pp. 1449\u20131474.","journal-title":"BSTJ"},{"key":"4_CR9","volume-title":"Built-in Test for CMOS Circuits","author":"CW Starke","year":"1984","unstructured":"Starke, C. W.: Built-in Test for CMOS Circuits. To be presented at the Internat. Test Conf. 1984, Philadelphia."},{"key":"4_CR10","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"JP Roth","year":"1966","unstructured":"Roth, J. P.: Diagnosis of Automata Failures \u2014 A Calculus and a Method. IBM J., vol. 10, July 1966, pp. 278\u2013291.","journal-title":"IBM J."},{"key":"4_CR11","first-page":"63","volume":"10","author":"JJ Thomas","year":"1971","unstructured":"Thomas, J. J.: Automatic Diagnostic Test Programs for Digital Networks, Computer Design, vol. 10, Aug. 1971, pp. 63\u201367.","journal-title":"Computer Design"},{"key":"4_CR12","first-page":"260","volume-title":"PODEM-X: An Automatic Test Generation System for VLSI Logic Structures","author":"P Goel","year":"1981","unstructured":"Goel, P. and Rosales, B. C: PODEM-X: An Automatic Test Generation System for VLSI Logic Structures. Proc. 18th IEEE Design Automation Conference, 1981, pp. 260\u2013268"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Pfister, G. E.: The Yorktown Simulation Engine \u2014 Introduction. Proc. of the 19th Design Automation Conf., Las Vegas, pp. 51\u201354.","DOI":"10.1109\/DAC.1982.1585479"},{"key":"4_CR14","unstructured":"VLSI Design, March 1984, p. 4."},{"key":"4_CR15","first-page":"80","volume-title":"Random Pattern Testability","author":"J Savir","year":"1983","unstructured":"Savir, J., Ditlow, G., and Bardell, P. H.: Random Pattern Testability. Proc. 13th International Symposium on Fault Tolerant Computing, June 28\u201330, 1983, Milano, pp. 80\u201389."},{"key":"4_CR16","first-page":"95","volume-title":"On Random Pattern Test Length","author":"J Savir","year":"1983","unstructured":"Savir, J. and Bardell, P. B.: On Random Pattern Test Length. IEEE Internat. Test Conf., Oct. 18\u201320, 1983, Philadelphia, pp. 95\u2013106."},{"key":"4_CR17","volume-title":"Design of Testable Logic Circuits","author":"RG Bennetts","year":"1984","unstructured":"Bennetts, R. G.: Design of Testable Logic Circuits. Addison-Wesley Publishing Company, London, 1984."},{"issue":"1","key":"4_CR18","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/PROC.1983.12531","volume":"71","author":"TW Williams","year":"1983","unstructured":"Williams, T. W. and Parker, K. P.: Design for Testability \u2014 A Survey. Proc. IEEE, vol. 71, no. 1, Jan. 1983, pp. 98\u2013112.","journal-title":"Proc. IEEE"},{"key":"4_CR19","first-page":"110","volume-title":"Hardware Testpattern Generation for Built-in Testing","author":"W Daehn","year":"1981","unstructured":"Daehn, W. and Mucha, J.: Hardware Testpattern Generation for Built-in Testing. Proc. International Test Conf., Oct. 27\u201329, 1981, Philadelphia, pp. 110\u2013113."},{"key":"4_CR20","first-page":"37","volume-title":"Built-in Logic Block Observation Techniques","author":"B K\u00f6nemann","year":"1979","unstructured":"K\u00f6nemann, B., Mucha, J., and Zwiehoff, G.: Built-in Logic Block Observation Techniques. Proc. International Test Conf., Oct. 1979, Cherry Hill, N. J., pp. 37\u201341."},{"key":"4_CR21","first-page":"55","volume":"24","author":"D Leisegang","year":"1982","unstructured":"Leisegang, D.: Berechnung von Fehlererkennungswahrscheinlichkeiten bei Signaturregistern. Elektron. Rechenanlagen, 24. Jhg. 1982, H. 2, pp. 55\u201361.","journal-title":"Elektron. Rechenanlagen"}],"container-title":["Informatik-Fachberichte","Fachgespr\u00e4che auf der 14. GI-Jahrestagung"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-70087-3_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T22:42:08Z","timestamp":1606257728000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-70087-3_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984]]},"ISBN":["9783540138624","9783642700873"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-70087-3_4","relation":{},"ISSN":["0343-3005"],"issn-type":[{"type":"print","value":"0343-3005"}],"subject":[],"published":{"date-parts":[[1984]]}}}