{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:14:17Z","timestamp":1725635657369},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540515654"},{"type":"electronic","value":"9783642750021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1989]]},"DOI":"10.1007\/978-3-642-75002-1_27","type":"book-chapter","created":{"date-parts":[[2011,11,19]],"date-time":"2011-11-19T00:16:14Z","timestamp":1321661774000},"page":"334-342","source":"Crossref","is-referenced-by-count":0,"title":["Ein regelbasiertes System zur Testbarkeitsanalyse hierarchisch aufgebauter Schaltungsentw\u00fcrfe"],"prefix":"10.1007","author":[{"given":"Uwe","family":"Gl\u00e4sser","sequence":"first","affiliation":[]}],"member":"297","reference":[{"unstructured":"E. B. Eichelberger, T. W. Williams, A Logic Design Structure For LSI Testability, Proc. 14th Design Automation Conference, 1977, pp. 462\u2013468","key":"27_CR1"},{"unstructured":"R. G. Bennetts, Design of Testable Logic Circuits, Addison-Wesley Publishers Ltd., 1984","key":"27_CR2"},{"doi-asserted-by":"crossref","unstructured":"E. H\u00f6rbst, M. Nett, H. Schw\u00e4rtzel, VENUS - Entwicklung von VLSI Schaltungen, Springer-Verlag, 1986, Kap. 4","key":"27_CR3","DOI":"10.1007\/978-3-662-10756-0"},{"unstructured":"M. Gerner, W. G\u00f6rke, M. Marh\u00f6fer, Pr\u00fcfgerechter Entwurf von IC, Informatik-Spektrum, Band 9, Heft 4, 1986","key":"27_CR4"},{"unstructured":"P. Camurati, P. Prinetto, Knowledge Based, Systems for CAD, CAT, and CAR: reality or utopia, Proc. CompEuro 87, pp. 444\u2013450","key":"27_CR5"},{"doi-asserted-by":"crossref","unstructured":"M. Bidjan-Irani, U. Gl\u00e4sser, F. J. Rammig, Knowledge Based Tools for Testability Checking, Proc. Fault-Tolerant Computing Systems, 1987, pp. 119\u2013128","key":"27_CR6","DOI":"10.1007\/978-3-642-45628-2_11"},{"doi-asserted-by":"crossref","unstructured":"K. D. Bhavsar, Design for Test Calculus: An Algorithm for DFT Rule Checking, Proc. 20th Design Automation Conference, 1983, pp. 300\u2013307","key":"27_CR7","DOI":"10.1109\/DAC.1983.1585666"},{"unstructured":"U. Gl\u00e4sser, Hierarchische DFT-Analyse, Diplomarbeit, Universit\u00e4t-GH Paderborn, FB Mathematik\/Informatik, 1987","key":"27_CR8"},{"unstructured":"DACAPO II User-Manual, DOSIS GmbH, Dortmund, 1986","key":"27_CR9"},{"unstructured":"B. H\u00fctt, U. Kastens, E. Zimmermann, GAG: A Praktical Compiler Generator, LNCS, Vol. 141, Springer-Verlag, 1982","key":"27_CR10"},{"key":"27_CR11","volume-title":"Computers and Intractability","author":"MR Garey","year":"1979","unstructured":"M. R. Garey, D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, Freeman, 1979"}],"container-title":["Informatik-Fachberichte","Fehlertolerierende Rechensysteme \/ Fault-tolerant Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-75002-1_27.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T02:20:53Z","timestamp":1606270853000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-75002-1_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989]]},"ISBN":["9783540515654","9783642750021"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-75002-1_27","relation":{},"ISSN":["0343-3005"],"issn-type":[{"type":"print","value":"0343-3005"}],"subject":[],"published":{"date-parts":[[1989]]}}}