{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T16:48:53Z","timestamp":1725641333420},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540532132"},{"type":"electronic","value":"9783642761195"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-76119-5_53","type":"book-chapter","created":{"date-parts":[[2011,12,7]],"date-time":"2011-12-07T20:49:44Z","timestamp":1323290984000},"page":"497-506","source":"Crossref","is-referenced-by-count":0,"title":["Ein robuster Rahmen f\u00fcr hierarchisches Floorplanning mit integrierter globaler Verdrahtung"],"prefix":"10.1007","author":[{"given":"Rolf","family":"M\u00fcller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"53_CR1","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1109\/TCAD.1983.1270040","volume":"2","author":"M Burstein","year":"1983","unstructured":"Michael Burstein and Richard Pelavin. Hierarchical wire routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-2(4):223\u2013234, 1983.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"12","key":"53_CR2","doi-asserted-by":"publisher","first-page":"1335","DOI":"10.1109\/43.44514","volume":"8","author":"WW-M Dai","year":"1989","unstructured":"Wayne Wei-Ming Dai, Bernhard Eschermann, Ernest S. Kuh, and Massoud Pedram. Hierarchical placement and floorplanning in BEAR. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-8(12):1335\u20131349, 1989.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"53_CR3","doi-asserted-by":"publisher","first-page":"828","DOI":"10.1109\/TCAD.1987.1270326","volume":"6","author":"WW-M Dai","year":"1987","unstructured":"Wayne Wei-Ming Dai and Ernest S. Kuh. Simultaneous floorplanning and global routing for hierarchical building block layout. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, CAD-6(5):828\u2013837, 1987.","journal-title":"IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems"},{"key":"53_CR4","first-page":"175","volume-title":"Proceedings of the 19th Design Automation Conference","author":"CM Fiduccia","year":"1982","unstructured":"C. M. Fiduccia and R. M. Mattheyses. A linear time heuristic for improving network partitions. In Proceedings of the 19th Design Automation Conference, pages 175\u2013181. ACM\/IEEE, 1982."},{"key":"53_CR5","series-title":"Technical report","volume-title":"The efficient solution of integer programs for hierarchical global routing","author":"J Heistermann","year":"1988","unstructured":"J\u00f6rg Heistermann and Thomas Lengauer. The efficient solution of integer programs for hierarchical global routing. Technical report, Department of Mathematics and Computer Science, University of Paderborn, Paderborn, West Germany, 1988."},{"key":"53_CR6","first-page":"370","volume-title":"Proceedings of the 26th Design Automation Conference","author":"MAB Jackson","year":"1989","unstructured":"Michael A. B. Jackson and Ernest S. Kuh. Performance-driven placement of cell based ic\u2019s. In Proceedings of the 26th Design Automation Conference, pages 370\u2013375. ACM\/IEEE, 1989."},{"key":"53_CR7","first-page":"506","volume-title":"Proceedings of the International Conference on Computer-Aided Design","author":"JM Kleinhans","year":"1988","unstructured":"J\u00fcrgen M. Kleinhans, Georg Sigl, and Frank M. Johannes. GORDIAN: A new global optimization\/rectangle dissection method for cell placement. In Proceedings of the International Conference on Computer-Aided Design, pages 506\u2013509. IEEE, 1988."},{"key":"53_CR8","first-page":"141","volume-title":"Proceedings of VLSI\u201987","author":"U Lauther","year":"1987","unstructured":"Ulrich Lauther. Top down hierarchical global routing for channelless gate arrays based on linear assignment. In Carlo H. Sequin, editor, Proceedings of VLSI\u201987, pages 141\u2013151. Elsevier Science Publishers B.V., Amsterdam, The Netherlands, 1987."},{"issue":"4","key":"53_CR9","doi-asserted-by":"publisher","first-page":"477","DOI":"10.1109\/TCAD.1986.1270219","volume":"5","author":"DP Potin La","year":"1986","unstructured":"David P. La Potin and Stephen W. Director. Mason: A global floorplanning approach for VLSI design. IEEE Transactions on CAD of Integrated Circuits and Systems, CAD-5(4):477\u2013489, 1986.","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"issue":"4","key":"53_CR10","doi-asserted-by":"publisher","first-page":"518","DOI":"10.1109\/TCAD.1987.1270300","volume":"6","author":"WK Luk","year":"1987","unstructured":"W. K. Luk, Paolo Sipila, Markku Tamminen, Donald Tang, Lin S. Woo, and C. K. Wong. A hierarchical global wiring algorithm for custom chip design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-6(4):518\u2013533, 1987.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"53_CR11","series-title":"Technical Report","volume-title":"A robust framework for hierarchical floor-planning with integrated global wiring","author":"R M\u00fcller","year":"1990","unstructured":"Rolf M\u00fcller and Thomas Lengauer. A robust framework for hierarchical floor-planning with integrated global wiring. Technical Report 70, Department of Mathematics and Computer Science, University of Paderborn, Paderborn, West Germany, 1990."},{"key":"53_CR12","first-page":"246","volume-title":"Proceedings of the International Conference on Computer-Aided Design","author":"M Marek-Sadowska","year":"1986","unstructured":"Malgorzata Marek-Sadowska. Route planner for custom chip design. In Proceedings of the International Conference on Computer-Aided Design, pages 246\u2013249. IEEE, 1986."},{"key":"53_CR13","first-page":"94","volume-title":"Proceedings of the International Conference on Computer-Aided Design","author":"M Marek-Sadowska","year":"1989","unstructured":"Malgorzata Marek-Sadowska and P. Shen Lin. Timing driven placement. In Proceedings of the International Conference on Computer-Aided Design, pages 94\u201397. IEEE, 1989."},{"key":"53_CR14","first-page":"261","volume-title":"Proceedings of the 19th Design Automation Conference","author":"RHJM Otten","year":"1982","unstructured":"Ralph H. J. M. Otten. Automatic floorplan design. In Proceedings of the 19th Design Automation Conference, pages 261\u2013267. ACM\/IEEE, 1982."},{"key":"53_CR15","first-page":"499","volume-title":"Proceedings of the International Conference on Computer Design: VLSI in Computers","author":"RHJM Otten","year":"1983","unstructured":"Ralph. H. J. M. Otten. Efficient floorplan optimization. In Proceedings of the International Conference on Computer Design: VLSI in Computers, pages 499\u2013502. IEEE, 1983."},{"key":"53_CR16","volume-title":"Combinatorial Optimization: Algorithms and Complexity","author":"CH Papadimitriou","year":"1982","unstructured":"Christos H. Papadimitriou and Kenneth Steiglitz. Combinatorial Optimization: Algorithms and Complexity. Prentice Hall, Inc., Englewood Cliffs, NJ, 1982."},{"key":"53_CR17","first-page":"185","volume-title":"Advances in CAD for VLSI, Volume 2: Logic Design and Simulation","author":"G Zimmermann","year":"1986","unstructured":"Gerhard Zimmermann. Top-down design of digital systems. In E. H\u00f6rbst, editor, Advances in CAD for VLSI, Volume 2: Logic Design and Simulation, chapter?, pages 185\u2013206. North-Holland, New York, 1986."},{"key":"53_CR18","first-page":"60","volume-title":"Proceedings of the 25th Design Automation Conference","author":"G Zimmermann","year":"1988","unstructured":"Gerhard Zimmermann. A new area and shape function estimation technique for VLSI layouts. In Proceedings of the 25th Design Automation Conference, pages 60\u201365. ACM\/IEEE, 1988."}],"container-title":["Informatik-Fachberichte","GI \u2014 20. Jahrestagung II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-76119-5_53.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T21:36:32Z","timestamp":1606253792000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-76119-5_53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540532132","9783642761195"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-76119-5_53","relation":{},"ISSN":["0343-3005"],"issn-type":[{"type":"print","value":"0343-3005"}],"subject":[],"published":{"date-parts":[[1990]]}}}