{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T16:23:44Z","timestamp":1725639824940},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540539766"},{"type":"electronic","value":"9783642766022"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1991]]},"DOI":"10.1007\/978-3-642-76602-2_38","type":"book-chapter","created":{"date-parts":[[2011,12,6]],"date-time":"2011-12-06T10:24:41Z","timestamp":1323167081000},"page":"285-292","source":"Crossref","is-referenced-by-count":1,"title":["Konfigurierbare Transputernetze Als Cad \u2014 Akzeleratoren"],"prefix":"10.1007","author":[{"given":"P.","family":"Lanch\u00e8s","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"38_CR1","first-page":"243","volume-title":"Microprocessing and Microprogramming","author":"GV Collis","year":"1986","unstructured":"Collis G. V., Edwards M. D. (1986):Automatic Hardware Synthesis from a Behavioural Description Language: Occam. Microprocessing and Microprogramming 18 pp.243\u2013250, North-Holland"},{"key":"38_CR2","volume-title":"MANURE2: A 2nd generation accelerator for PCB routing","author":"D Edwards","year":"1989","unstructured":"Edwards D. (1989): MANURE2: A 2nd generation accelerator for PCB routing. Proc. of the International Workshop on Hardware Accelerators, Session G1, Sept. 1989, University of Oxford."},{"key":"38_CR3","first-page":"175","volume-title":"A Linear-Time Heuristic for improving Network Partitions","author":"CM Fiduccia","year":"1982","unstructured":"Fiduccia C.M., Mattheyses R.M. (1982): A Linear-Time Heuristic for improving Network Partitions. Paper 13.1 Proc. 19th Design Automation Conference pp. 175\u2013181, IEEE."},{"volume-title":"Advance in CAD for VLSI","year":"1986","key":"38_CR4","unstructured":"H\u00f6rbst E. (Editor) (1986): Advance in CAD for VLSI, Vol. 2, Logic Design And Simulation. North-Holland."},{"key":"38_CR5","unstructured":"IEEE (1988): IEEE Standard VHDL Language Reference Manual."},{"key":"38_CR6","volume-title":"Transputer Reference Manual","author":"Inmos Limited","year":"1988","unstructured":"Inmos Limited (1988): Transputer Reference Manual. Prentice-Hall."},{"key":"38_CR7","volume-title":"Occam 2 Reference Manual","author":"Inmos Limited","year":"1988","unstructured":"Inmos Limited (1988): Occam 2 Reference Manual. Prentice-Hall."},{"key":"38_CR8","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","volume":"49","author":"BW Kernighan","year":"1970","unstructured":"Kernighan B.W., Lin S. (1970): An efficient Heuristic Procedure for Partitionning Graphs. Bell System Technical Journal, Vol. 49, Feb. 1970, pp. 291\u2013307.","journal-title":"Bell System Technical Journal"},{"key":"38_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1631-2","volume-title":"VHDL: Hardware Description and Design","author":"R Lipsett","year":"1989","unstructured":"Lipsett R., Schaefer C., Ussery C. (1989): VHDL: Hardware Description and Design. Kluwer Academic Publishers."},{"key":"38_CR10","volume-title":"Bewertung von Simulationsverfahren f\u00fcr die Register-Transfer-Ebene","author":"D Maertens","year":"1989","unstructured":"Maertens D. (1989).: Bewertung von Simulationsverfahren f\u00fcr die Register-Transfer-Ebene. H\u00fcthig."},{"key":"38_CR11","first-page":"381","volume-title":"Occam to CMOS, Experimental Logic Design Support System. Computer Hardware Description Languages and their Applications","author":"T Mano","year":"1985","unstructured":"Mano T. et.al. (1985): Occam to CMOS, Experimental Logic Design Support System. Computer Hardware Description Languages and their Applications pp. 381\u2013390, C. J. Koomen and T. Moto-oka (eds.), Elsevier Science Publishers B. V. North-Holland"}],"container-title":["Informatik-Fachberichte","Parallele Datenverarbeitung mit dem Transputer"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-76602-2_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T02:52:29Z","timestamp":1606272749000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-76602-2_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991]]},"ISBN":["9783540539766","9783642766022"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-76602-2_38","relation":{},"ISSN":["0343-3005"],"issn-type":[{"type":"print","value":"0343-3005"}],"subject":[],"published":{"date-parts":[[1991]]}}}