{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:14:50Z","timestamp":1725635690666},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540545453"},{"type":"electronic","value":"9783642769306"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1991]]},"DOI":"10.1007\/978-3-642-76930-6_27","type":"book-chapter","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T01:05:29Z","timestamp":1321837529000},"page":"324-331","source":"Crossref","is-referenced-by-count":0,"title":["A New Approach for Designing Fault-Tolerant Array Processors"],"prefix":"10.1007","author":[{"given":"P.","family":"Poechmueller","sequence":"first","affiliation":[]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","first-page":"413","volume-title":"HIFI: a functional design system for VLSI processing arrays","author":"J Annevelink","year":"1988","unstructured":"J. Annevelink, P. Dewilde, \u2018HIFI: a functional design system for VLSI processing arrays\u2019, Proceedings of the International Conference on Systolic Arrays, IEEE Comp. Soc. Press 1988, p. 413\u2013452"},{"key":"27_CR2","first-page":"509","volume-title":"Compiling Programs for Systolic Arrays","author":"A Athavale","year":"1988","unstructured":"A. Athavale, J. J\u00e1J\u00e1, J. R. Rowlett, \u2018Compiling Programs for Systolic Arrays\u2019, VLSI Signal Processing III, IEEE Press, 1988, p. 509\u2013519"},{"key":"27_CR3","unstructured":"Design for Testability and Built-in Self-Test\u2019, Tutorial at the 4th CSI\/IEEE International Symposium on VLSI, New Delhi, January 4\u20138, 1991"},{"key":"27_CR4","volume-title":"A Design Methodology for Fixed-Size Systolic Arrays, ASCIS Open Workshop on Regular Array Architectures","author":"J Bu","year":"1990","unstructured":"J. Bu, E. F. Deprettere, P. Dewilde, \u2018A Design Methodology for Fixed-Size Systolic Arrays\u2019, ASCIS Open Workshop on Regular Array Architectures, Patras, Greece, September 1990"},{"key":"27_CR5","first-page":"93","volume-title":"Designing Systolic Arrays with DIASTOL","author":"P Frison","year":"1986","unstructured":"P. Frison, P. Gachet, P. Quinton, \u2018Designing Systolic Arrays with DIASTOL\u2019, VLSI Signal Processing II, 1986, p. 93\u2013105"},{"key":"27_CR6","first-page":"479","volume-title":"Synthesis of Systolic Architectures using SYS3 System, Microprocessing and Microprogramming","author":"RW Hartenstein","year":"1989","unstructured":"R. W. Hartenstein, K. Lemmert, M. Riedm\u00fcller, \u2018Synthesis of Systolic Architectures using SYS3 System\u2019, Microprocessing and Microprogramming, The Euromicro Journal, North-Holland, August 1989, p. 479\u2013486"},{"key":"27_CR7","volume-title":"Systolic Arrays for VLSI","author":"HT Kung","year":"1978","unstructured":"H. T. Kung, C. E. Leiserson, \u2018Systolic Arrays for VLSI\u2019, Sparse Matrix Proc., 1978"},{"key":"27_CR8","volume-title":"Prentice Hall","author":"SY Kung","year":"1988","unstructured":"S. Y. Kung, \u2018VLSI Array Processors\u2019, Prentice Hall, 1988"},{"key":"27_CR9","volume-title":"A VLSI Array Compiler System (VACS) for Array Design","author":"SY Kung","year":"1988","unstructured":"S. Y. Kung, S. N. Juan, \u2018A VLSI Array Compiler System (VACS) for Array Design\u2019 in VLSI Signal Processing III, IEEE Press, 1988"},{"key":"27_CR10","first-page":"42","volume-title":"A Transformational Model for VLSI Systolic Design","author":"M Lam","year":"1985","unstructured":"M. Lam, J. Mostow, \u2018A Transformational Model for VLSI Systolic Design\u2019, IEEE Computer Magazine, Februar 1985, p. 42\u201352"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"L. Lamport, \u2018The Parallel Execution of DO-Loops\u2019, Communications of the ACM, 1974, p. 83\u201393","DOI":"10.1145\/360827.360844"},{"key":"27_CR12","first-page":"952","volume-title":"Reconfiguration of VLSI Arrays by Covering","author":"F Lombardi","year":"1989","unstructured":"F. Lombardi, M. G. Sami, R. Stefanelli, \u2018Reconfiguration of VLSI Arrays by Covering\u2019, IEEE Transactions on Computer-Aided Design, September 1989, p. 952\u2013965"},{"key":"27_CR13","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/PROC.1983.12532","volume":"71","author":"DI Moldovan","year":"1983","unstructured":"D. I. Moldovan, \u2018On the Design of Algorithms for VLSI Systolic Arrays\u2019, Proceedings of the IEEE, 1983, Vol. 71, p. 113\u2013120","journal-title":"Proceedings of the IEEE"},{"key":"27_CR14","doi-asserted-by":"crossref","unstructured":"Mol 87] D. I. Moldovan, \u2018ADVIS: A Software Package for the Design of Systolic Arrays\u2019, IEEE Transactions on Computers, Vol. C-36, p. 33\u201340","DOI":"10.1109\/TCAD.1987.1270243"},{"key":"27_CR15","volume-title":"Systolic Algorithms and Arrays","author":"N Petkov","year":"1989","unstructured":"N. Petkov, \u2018Systolic Algorithms and Arrays\u2019, Akademie Verlag Berlin, 1989"},{"key":"27_CR16","unstructured":"P. Quinton, \u2018The Systematic Design of Systolic Arrays\u2019, IRISA Research Report 193, 1983"},{"key":"27_CR17","volume-title":"Regular Iterative Algoritms and their Implementation on Processor Arrays","author":"SK Rao","year":"1985","unstructured":"S. K. Rao, \u2018Regular Iterative Algoritms and their Implementation on Processor Arrays\u2019, PhD Thesis, Stanford 1985"},{"key":"27_CR18","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1109\/5.4402","volume":"76","author":"SK Rao","year":"1988","unstructured":"S. K. Rao, T. Kailath, \u2018Regular Iterative Algoritms and their Implementation on Processor Arrays\u2019, Proceedings of the IEEE, 1988, Vol. 76, p. 259\u2013269","journal-title":"Proceedings of the IEEE"},{"key":"27_CR19","first-page":"77","volume-title":"Systematische Verfahren zum Entwurf von VLSI Rechenfeldern, GME Fachbericht 4 Mikroelektronik","author":"L Thiele","year":"1989","unstructured":"L. Thiele, \u2018Systematische Verfahren zum Entwurf von VLSI Rechenfeldern\u2019, GME Fachbericht 4 \u2018Mikroelektronik\u2019, VDE-Verlag, Berlin, 1989, p. 77\u201384"}],"container-title":["Informatik-Fachberichte","Fault-Tolerant Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-76930-6_27.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T22:09:47Z","timestamp":1606255787000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-76930-6_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991]]},"ISBN":["9783540545453","9783642769306"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-76930-6_27","relation":{},"ISSN":["0343-3005"],"issn-type":[{"type":"print","value":"0343-3005"}],"subject":[],"published":{"date-parts":[[1991]]}}}