{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:59:19Z","timestamp":1743119959980,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540572015"},{"type":"electronic","value":"9783642784958"}],"license":[{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/978-3-642-78495-8_28","type":"book-chapter","created":{"date-parts":[[2011,11,18]],"date-time":"2011-11-18T04:02:13Z","timestamp":1321588933000},"page":"359-371","source":"Crossref","is-referenced-by-count":0,"title":["An Analytical Cache\u2014Model for Multiprocessor Systems"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Delica","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"28_CR1","first-page":"184","volume":"7","author":"A Agarwal","year":"1989","unstructured":"Agarwal, A., Horowitz, M., Hennessy, J.: An Analytical Cache Model. ACM Trans. Comp. Syst. 7 (1989) 184\u2013215","journal-title":"Comp. Syst"},{"key":"28_CR2","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1109\/71.159037","volume":"3","author":"A Agarwal","year":"1992","unstructured":"Agarwal, A.: Performance Tradeoffs in Multithreaded Processors. IEEE Trans. Par. Distr. Syst. 3 (1992) 525\u2013539","journal-title":"IEEE Trans. Par. Distr. Syst"},{"key":"28_CR3","volume-title":"Stochastic Analysis of Computer Storage","author":"OI Aven","year":"1987","unstructured":"Aven, O.I., Coffmann, E.G.Jr., Kogan, Y.A.: Stochastic Analysis of Computer Storage. D. Reidel Publishing Company, Dordrecht (1987)"},{"key":"28_CR4","doi-asserted-by":"publisher","first-page":"378","DOI":"10.1145\/322077.322081","volume":"25","author":"GS Rao","year":"1978","unstructured":"Rao, G.S.: Performance Analysis of Cache Memories. J. ACM 25 (1978) 378\u2013395","journal-title":"J. ACM"},{"key":"28_CR5","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"AJ Smith","year":"1982","unstructured":"Smith, A.J.: Cache Memories. ACM Computing Surveys 14 (1982) 473\u2013530","journal-title":"Cache Memories. ACM Computing Surveys"},{"key":"28_CR6","doi-asserted-by":"crossref","unstructured":"Smith, A. J.: Cache Evaluation and the Impact of Workload Choice. 12th Int. Symp. on Computer Architecture (1985) 64\u201373","DOI":"10.1145\/327070.327132"},{"key":"28_CR7","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1145\/122576.122592","volume":"19","author":"AJ Smith","year":"1991","unstructured":"Smith, A.J.: Second Bibliography on Cache Memories. Comput. Archit. News 19 (1991) 154\u2013182","journal-title":"Comput. Archit. News"},{"key":"28_CR8","first-page":"281","volume":"1","author":"WD Strecker","year":"1983","unstructured":"Strecker, W.D.: Transient Behavior of Cache Memories. ACM TVans. Comp. Syst. 1 (1983) 281\u2013293","journal-title":"Comp. Syst"},{"key":"28_CR9","first-page":"305","volume":"5","author":"D Thiebaut","year":"1987","unstructured":"Thiebaut, D., Stone, H.S.: Footprints in the Cache. ACM Trans. Comp. Syst. 5 (1987) 305\u2013329","journal-title":"Comp. Syst"},{"key":"28_CR10","doi-asserted-by":"publisher","first-page":"811","DOI":"10.1109\/12.256450","volume":"41","author":"JP Singh","year":"1992","unstructured":"Singh, J.P., Stone, H.S., Thiebaut, D.F.: A Model of Workloads and its Use in Miss-Rate Prediction for Fully Associative Caches. IEEE Trans. Comput. 41 (1992) 811\u2013825","journal-title":"IEEE Trans. Comput"},{"key":"28_CR11","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1016\/0166-5316(85)90042-2","volume":"5","author":"YA Kogan","year":"1985","unstructured":"Kogan, Ya.A., Boguslavsky, L.B.: Asymptotic Analysis of Memory Interference in Multiprocessors with Private Cache Memories. Performance Evaluation 5 (1985) 97\u2013114","journal-title":"Performance Evaluation"},{"key":"28_CR12","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1109\/TC.1982.1675995","volume":"-31","author":"J.H. Patel","year":"1982","unstructured":"Patel, J.H.: Analysis of Multiprocessors with Private Cache Memories. IEEE Trans. Comp. C-31 (1982) 296\u2013304","journal-title":"IEEE Trans. Comp. C"},{"key":"28_CR13","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1109\/71.207589","volume":"4","author":"MS Squillante","year":"1993","unstructured":"Squillante, M.S., Lazowska, E.D.: Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling. IEEE Trans. Par. Distr. Syst. 4 (1993) 131\u2013143","journal-title":"IEEE Trans. Par. Distr. Syst"},{"key":"28_CR14","first-page":"78","volume":"2","author":"J Gecsei","year":"1970","unstructured":"Gecsei, J., Slutz, D.R., Traiger, I.L.: Evaluation Techniques for Storage Hierarchies. IBM Syst. J. 2 (1970) 78\u2013117","journal-title":"Techniques for Storage Hierarchies. IBM Syst. J"},{"key":"28_CR15","volume-title":"Siemens Nixdorf internal report","author":"W Bussert","year":"1992","unstructured":"Bussert, W.: LRU-Stack Analyse von CPU-Referenzstrings. Siemens Nixdorf internal report (1992) in german For example: Kuntz, J.-M., Etiemble, D., Syre, J.-C.: Performance Evaluation of Cache Memories in Tightly Coupled Multiprocessor Systems. Proceedings of PARLE\u201992, Paris, 15\u201318 June 1992, Springer, Berlin (1992) 735\u2013750"},{"key":"28_CR16","first-page":"252","volume-title":"Multiprocessor Cache Simulation Using Hardware Collected Address Traces","author":"AW Wilson Jr","year":"1990","unstructured":"Wilson, A.W.Jr.: Multiprocessor Cache Simulation Using Hardware Collected Address Traces. 23th Hawaii Int. Conf. on Syst. Science (1990) 252\u2013260"},{"key":"28_CR17","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1145\/360924.360928","volume":"17","author":"MA Franklin","year":"1974","unstructured":"Franklin, M.A., Gupta, R.K.: Computation of Page Fault Probability from Program Transition Diagram. Comm. ACM 17 (1974) 186\u2013196","journal-title":"Comm. ACM"}],"container-title":["Informatik aktuell","Messung, Modellierung und Bewertung von Rechen- und Kommunikationssystemen"],"original-title":[],"language":"de","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-78495-8_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T11:16:59Z","timestamp":1676114219000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-78495-8_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540572015","9783642784958"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-78495-8_28","relation":{},"ISSN":["1431-472X"],"issn-type":[{"type":"print","value":"1431-472X"}],"subject":[],"published":{"date-parts":[[1993]]}}}