{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:56:27Z","timestamp":1725695787754},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540531630"},{"type":"electronic","value":"9783642843044"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-84304-4_11","type":"book-chapter","created":{"date-parts":[[2012,7,28]],"date-time":"2012-07-28T23:48:34Z","timestamp":1343519314000},"page":"115-129","source":"Crossref","is-referenced-by-count":0,"title":["A New Allocation Method for the Synthesis of Partitioned Busses"],"prefix":"10.1007","author":[{"given":"Christian","family":"Ewering","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","first-page":"477","volume":"25","author":"G Borriello","year":"1988","unstructured":"Borriello, G. and Detjens, E., High-Level Synthesis: Current Status and Future Directions, DAC88 25 (1988), 477\u2013482.","journal-title":"Current Status and Future Directions"},{"key":"11_CR2","first-page":"171","volume":"8","author":"R Camposano","year":"1989","unstructured":"Camposano, R. and Rosenstiel, W., Synthesizing Circuits from Behavioral Descriptions, IEEE Trans. on Comp. 8 (February 1989), 171\u2013180.","journal-title":"IEEE Trans. on Comp."},{"key":"11_CR3","volume-title":"Academic Press","author":"N Christofides","year":"1975","unstructured":"Christofides, N., Graph Theory: An Algorithmic Approach, Academic Press (1975)."},{"key":"11_CR4","first-page":"256","volume-title":"VLSI and Modern Signal Processing","author":"SY Kung","year":"1985","unstructured":"Kung, S. Y., Whitehouse, H. J. and Kailath, T., VLSI and Modern Signal Processing, Prentice Hall (1985), 256\u2013264."},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Lagnese, E. D. and Thomas, D. E., Architectural Partitioning for System Level Design, Proc. 26th ACM\/IEEE Design Automation Conference 26 (25\u201329 June 1989 ), 62\u201367.","DOI":"10.1145\/74382.74394"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Man, H. D., Rabaey, J., Vanhoof, J., Goossens, G., Six, P. and Claesen, L., CATHEDRAL-II - a computer-aided synthesis system for digital signal processing VLSI systems, Computer-Aided Engineering Journal (April 1988), 55\u201366.","DOI":"10.1049\/cae.1988.0015"},{"key":"11_CR7","first-page":"223","volume-title":"The Mimola Design System","author":"P Marwedel","year":"1985","unstructured":"Marwedel, P., The Mimola Design System: A Design System which spans several levels, IFIP Methologies for Computer System Design (1985), 223\u2013237."},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"McFarland, M. C., Computer-Aided Partitioning of Behavioral Hardware Descriptions, 20th Design Automation Conference (1983), 472\u2013478.","DOI":"10.1109\/DAC.1983.1585695"},{"key":"11_CR9","first-page":"330","volume":"25","author":"MC McFarland","year":"1988","unstructured":"McFarland, M. C., Parker, A. C. and Camposano, R., Tutorial on High-Level Synthesis, DAC88 25 (1988), 330\u2013336.","journal-title":"Tutorial on High-Level Synthesis"},{"key":"11_CR10","volume-title":"A Robust Framework for Partitioning-Based Floorplanning and Integrated Global","author":"R M\u00fcller","year":"1990","unstructured":"M\u00fcller, R. and Lengauer, T., FRODO: A Robust Framework for Partitioning-Based Floorplanning and Integrated Global Routing, Technical Report, Universit\u00e4t GH Paderborn (1990)."},{"key":"11_CR11","first-page":"454","volume":"23","author":"N Park","year":"1986","unstructured":"Park, N. and Parker, A., SEHWA: A Program for Synthesis of Pipelines, DAC86 23 (1986), 454\u2013460.","journal-title":"A Program for Synthesis of Pipelines"},{"key":"11_CR12","first-page":"461","volume":"23","author":"AC Parker","year":"1986","unstructured":"Parker, A. C., Pizarro, J. T. and Mlinar, M., MAHA: A Program for Datapath Synthesis, DAC86 23 (1986), 461\u2013466.","journal-title":"A Program for Datapath Synthesis"},{"key":"11_CR13","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1109\/43.31522","volume":"6","author":"PG Paulin","year":"1989","unstructured":"Paulin, P. G. and Knight, J. P., Force-Directed Scheduling for the Behavioral Synthesis of ASIC\u2019s, IEEE Trans. on CAD 6 (June 1989), 661\u2013679.","journal-title":"IEEE Trans. on CAD"},{"key":"11_CR14","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1016\/0165-6074(87)90093-7","volume":"21","author":"P Pfahler","year":"1987","unstructured":"Pfahler, P., Automated Datapath Synthesis: A Compilation Approach, Microprocessing and Microprogramming 21 (1987), 577\u2013584.","journal-title":"Microprocessing and Microprogramming"}],"container-title":["Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-84304-4_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T01:55:07Z","timestamp":1606442107000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-84304-4_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540531630","9783642843044"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-84304-4_11","relation":{},"subject":[],"published":{"date-parts":[[1990]]}}}