{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:56:29Z","timestamp":1725695789780},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540531630"},{"type":"electronic","value":"9783642843044"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-84304-4_17","type":"book-chapter","created":{"date-parts":[[2012,7,28]],"date-time":"2012-07-28T23:48:34Z","timestamp":1343519314000},"page":"195-206","source":"Crossref","is-referenced-by-count":0,"title":["Ein Neues, Effizientes Verfahren zum Testpunkteinbau in Kombinatorischen Schaltungen"],"prefix":"10.1007","author":[{"given":"Bernhard H.","family":"Sei\u00df","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael H.","family":"Schulz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","first-page":"330","volume-title":"Fast Fault Simulation in Combinational Circuits","author":"MH Schulz","year":"1986","unstructured":"Antreich, K. J. und M. H. Schulz, \u201eFast Fault Simulation in Combinational Circuits\u201c, IEEE Int. Conf. on Computer Aided Design, ICCA D-86, Nov. 1986, Seite 330\u2013333."},{"key":"17_CR2","first-page":"704","volume-title":"Accelerated Fault Simulation and Fault Grading in Combinational Circuits","author":"KJ Antreich","year":"1987","unstructured":"Antreich, K. J. und M. H. Schulz, \u201eAccelerated Fault Simulation and Fault Grading in Combinational Circuits\u201c, IEEE Trans. on Computer Aided Design, Sept. 1987, Seite 704\u2013712."},{"key":"17_CR3","first-page":"101","volume-title":"Fast Fault Simulation for Scan-Based VLSI-Logic","author":"KJ Antreich","year":"1987","unstructured":"Antreich, K. J. und M. H. Schulz, \u201eFast Fault Simulation for Scan-Based VLSI-Logic\u201c, Proc. of the European Conf. on Circuit Theory and Design 1987, Sept. 1987, Seite 101\u2013106."},{"key":"17_CR4","first-page":"221","volume-title":"On Testability Analysis of Combinational Networks","author":"F Brglez","year":"1984","unstructured":"Brglez, F., \u201eOn Testability Analysis of Combinational Networks\u201c, Proc. 1984 IEEE Int. Symp. on Circuits and Systems, Mai 1984, Seite 221\u2013225."},{"key":"17_CR5","first-page":"705","volume-title":"Applications of Testability Analysis: From ATPG to Critical Delay Path Tracing","author":"P Pownall","year":"1984","unstructured":"Brglez, F., P. Pownall und R. Hum, \u201eApplications of Testability Analysis: From ATPG to Critical Delay Path Tracing\u201c, Proc. IEEE International Test Conference, Oktober 1984, Seite 705\u2013712."},{"key":"17_CR6","first-page":"695","volume-title":"Accelerated ATPG and Fault Grading Via Testability Analysis","author":"P Pownall","year":"1985","unstructured":"Brglez, F., P. Pownall und R. Hum, \u201eAccelerated ATPG and Fault Grading Via Testability Analysis\u201c, Proc. 1985 IEEE International Symposium on Circuits and Systems, Juni 1985, Seite 695\u2013698."},{"key":"17_CR7","volume-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"F Brglez","year":"1985","unstructured":"Brglez, F. und H. Fujiwara, \u201eA Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran\u201c, Proc. IEEE Int. Symp. on Circuits and Systems; Special Session on ATPG and Fault Simulation, Juni 1985."},{"key":"17_CR8","first-page":"1929","volume-title":"Combinational Profiles of Sequential Benchmark Circuits","author":"F Brglez","year":"1989","unstructured":"Brglez, F., D. Bryan und K. Kozminski, \u201eCombinational Profiles of Sequential Benchmark Circuits\u201c, Proc. IEEE International Symposium on Circuits and Systems, Mai 1989, Seite 1929\u20131934."},{"key":"17_CR9","first-page":"274","volume-title":"Random Pattern Testability by Fast Fault Simulation","author":"KAE Totton","year":"1986","unstructured":"Briers, A. J. und K. A. E. Totton, \u201eRandom Pattern Testability by Fast Fault Simulation\u201c, International Test Conference ITC86, 1986, Seite 274\u2013281."},{"key":"17_CR10","first-page":"3","volume-title":"Automatic Design for Testability Via Testability Measures","author":"MA Breuer","year":"1985","unstructured":"Chen, T. und M. A. Breuer, \u201eAutomatic Design for Testability Via Testability Measures\u201c, IEEE\n                  Transactions on Computer-Aided Design CAD-4, Jan. 1985, Seite 3\u201311."},{"key":"17_CR11","first-page":"89","volume-title":"Test-Point Condensation in the Diagnosis of Digital Circuits","author":"JR Fox","year":"1977","unstructured":"Fox, J. R.,,,Test-Point Condensation in the Diagnosis of Digital Circuits\u201c, Proc. IEE, Vol. 124, Februar 1977, Seite 89\u201394."},{"key":"17_CR12","unstructured":"Gundlach, H., \u201eOn Automatic Testpoint Insertion in Sequential Circuits\u201c, Zur Ver\u00f6ffentlichung eingereicht."},{"key":"17_CR13","volume-title":"Intelligen Documentation Package","author":"HHB","year":"1989","unstructured":"HHB, \u201eIntelligen Documentation Package\u201c, Mahwah, New Jersey, 1989."},{"key":"17_CR14","first-page":"501","volume-title":"Synthesis of Pseudo-Random Pattern Testable Designs","author":"VS Iyengar","year":"1989","unstructured":"Iyengar, V. S. und D. Brand, \u201eSynthesis of Pseudo-Random Pattern Testable Designs\u201c, International Test Conference ITC89, 1989, Seite 501\u2013508."},{"key":"17_CR15","first-page":"1082","volume-title":"Testability-Driven Random Test-Pattern Generation","author":"F Brglez","year":"1987","unstructured":"Lisanke, R., Franc Brglez, Aart J. Degeus und David Gregory, \u201eTestability-Driven Random Test-Pattern Generation\u201c, IEEE Transactions on Computer-Aided Design, Nov. 1987, Seite 1082\u20131087."},{"key":"17_CR16","volume-title":"Zur Verbesserung der Testbarkeit digitaler Schaltungen","author":"C Sandmeier","year":"1989","unstructured":"Sandmeier, C., \u201eZur Verbesserung der Testbarkeit digitaler Schaltungen\u201c, Diplomarbeit am Lehrstuhl f\u00fcr Rechnergest\u00fctztes Entwerfen, Technische Universit\u00e4t M\u00fcnchen, 1989."},{"key":"17_CR17","first-page":"745","volume-title":"A Pragmatic Approach to the Design of Self-Testing Circuits","author":"Y Savaria","year":"1989","unstructured":"Savaria, Y., B. Lague und B. Kaminska, \u201eA Pragmatic Approach to the Design of Self-Testing Circuits\u201c, International Test Conference ITC89, 1989, Seite 745\u2013754."},{"key":"17_CR18","first-page":"33","volume-title":"Hierarchical Fault Simulation in Combinational Circuits","author":"BH Sei\u00df","year":"1989","unstructured":"Schulz, M. H., B. H. Sei\u00df und F. Brglez, \u201eHierarchical Fault Simulation in Combinational Circuits\u201c, 1st European Test Conference, April 1989, Seite 33\u201340."},{"key":"17_CR19","first-page":"19","volume-title":"The Pseudo-Exhaustive Test of Sequential Circuits","author":"H-J Wunderlich","year":"1989","unstructured":"Wunderlich, H-J. und S. Hellebrand, \u201eThe Pseudo-Exhaustive Test of Sequential Circuits\u201c, International Test Conference ITC89, 1989, Seite 19\u201327."}],"container-title":["Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-84304-4_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T01:55:10Z","timestamp":1606442110000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-84304-4_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540531630","9783642843044"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-84304-4_17","relation":{},"subject":[],"published":{"date-parts":[[1990]]}}}