{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:56:53Z","timestamp":1725695813461},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540531630"},{"type":"electronic","value":"9783642843044"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-84304-4_2","type":"book-chapter","created":{"date-parts":[[2012,7,28]],"date-time":"2012-07-28T23:48:34Z","timestamp":1343519314000},"page":"12-23","source":"Crossref","is-referenced-by-count":0,"title":["Hierarchical Netlist Extraction and Design Rule Check"],"prefix":"10.1007","author":[{"given":"W.","family":"Meier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Gupta A., \u201cACE: A Circuit Extractor\u201d, Proc. 20th. Design Automation Conference, 1983, 721\u2013725","key":"2_CR1","DOI":"10.1109\/DAC.1983.1585736"},{"key":"2_CR2","first-page":"23","volume":"1","author":"A Gupta","year":"1983","unstructured":"Gupta A., Hon R.W., \u201cHEXT: A Hierarchical Circuit Extractor\u201d, Journal of VLSI and Computer Systems, 1983, Vol. I, 1, 23\u201339","journal-title":"Journal of VLSI and Computer Systems"},{"key":"2_CR3","first-page":"132","volume":"3","author":"J Hannken-Illjes","year":"1986","unstructured":"Hannken-Illjes J., Golze U., \u201cA hierarchic incremental Designrule Checker\u201d (in german), Informationstechnik, 3 (1986), 132\u2013138","journal-title":"Informationstechnik"},{"key":"2_CR4","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1016\/0167-9260(87)90022-8","volume":"5","author":"N Hedenstierna","year":"1987","unstructured":"Hedenstierna N., Jeppson K., \u201cNew algorithms for increased efficiency in hierarchical design rule checking\u201d, INTEGRATION, the VLSI journal, 5 (1987) 319\u2013336","journal-title":"INTEGRATION, the VLSI journal"},{"unstructured":"Henkel V., Golze U., \u201cRISCE\u2013A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification\u201d, Proc. 25th Design Automation Conference, 1988, pp. 465\u2013470","key":"2_CR5"},{"doi-asserted-by":"crossref","unstructured":"Hofman M., Lauther U., \u201cHEX: An Instruction Driven Approach to Feature Extraction\u201d, Proc. 20th Design Automation Conference, 1983, pp. 331\u2013336","key":"2_CR6","DOI":"10.1109\/DAC.1983.1585670"},{"key":"2_CR7","first-page":"106","volume-title":"Edge-Based Layout Verification","author":"S Perry","year":"1985","unstructured":"Perry S., Kalman S., Pilling D., \u201cEdge-Based Layout Verification\u201d, VLSI Systems Design, September 1985, 106\u2013114"},{"key":"2_CR8","first-page":"66","volume-title":"Hierarchical Analysis of IC Artwork with User-Defined Rules","author":"L Scheffer","year":"1986","unstructured":"Scheffer L., Soetarman R., \u201cHierarchical Analysis of IC Artwork with User-Defined Rules\u201d, IEEE Design & Test, Feb 1986, pp. 66\u201374"},{"doi-asserted-by":"crossref","unstructured":"Scott W.S., Ousterhout J.K., \u201cMagic\u2019s Circuit Extractor\u201d, Proc. 22nd Design Automation Conference, 1985, pp. 286\u2013292","key":"2_CR9","DOI":"10.1109\/DAC.1985.1585954"},{"doi-asserted-by":"crossref","unstructured":"Tarolli G.M., Herman W.J., \u201cHierarchical Circuit Extraction with Detailed Parasitic Capacitance\u201d, Proc. 20th Design Automation Conference, 1983, pp. 337\u2013345","key":"2_CR10","DOI":"10.1109\/DAC.1983.1585671"},{"doi-asserted-by":"crossref","unstructured":"Wagner T., \u201cHierarchical Layout Verification\u201d, Proc. 21st Design Automation Conference, 1984, pp. 484\u2013489","key":"2_CR11","DOI":"10.1109\/DAC.1984.1585842"},{"doi-asserted-by":"crossref","unstructured":"Wong Y., \u201cHierarchical Circuit Verification\u201d, Proc. 22nd Design Automation Conference, 1985, pp. 695\u2013701","key":"2_CR12","DOI":"10.1145\/317825.317965"},{"key":"2_CR13","first-page":"30","volume-title":"Layout Verification of VLSI Designs","author":"Yin","year":"1985","unstructured":"Yin, M. T., \u201cLayout Verification of VLSI Designs\u201d, VLSI Design, July 1985, pp. 30\u201338"}],"container-title":["Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-84304-4_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T01:55:11Z","timestamp":1606442111000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-84304-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540531630","9783642843044"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-84304-4_2","relation":{},"subject":[],"published":{"date-parts":[[1990]]}}}