{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:56:35Z","timestamp":1725695795920},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540531630"},{"type":"electronic","value":"9783642843044"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-84304-4_21","type":"book-chapter","created":{"date-parts":[[2012,7,28]],"date-time":"2012-07-28T23:48:34Z","timestamp":1343519314000},"page":"244-264","source":"Crossref","is-referenced-by-count":0,"title":["Das Simulatorkopplungsprojekt"],"prefix":"10.1007","author":[{"given":"M.","family":"Bechtold","sequence":"first","affiliation":[]},{"given":"Th.","family":"Leyendecker","sequence":"additional","affiliation":[]},{"given":"M.","family":"Niemeyer","sequence":"additional","affiliation":[]},{"given":"A.","family":"Oczko","sequence":"additional","affiliation":[]},{"given":"C.","family":"Oczko","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","volume-title":"PLMS - A Parallel Multi-Level VLSI Simulator","author":"E Aposporidis","year":"1989","unstructured":"Aposporidis, E. et al.: PLMS - A Parallel Multi-Level VLSI Simulator, EUROMICRO 89, K\u00f6ln 1989"},{"key":"21_CR2","doi-asserted-by":"publisher","first-page":"326","DOI":"10.1109\/JSSC.1978.1051048","volume":"SC-13","author":"G Arnout","year":"1978","unstructured":"G. Arnout, H. De Man: The Use of Threshold Functions and Boolean-controlled Network Elements for Macro-modelling of LSI Circuits, IEEE Journal of Solid-State Circuits, SC-13, 1978, S. 326\/32","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"21_CR3","first-page":"115","volume-title":"Moderne Methoden zur Simulation gemischt analog-digitaler Schaltungen","author":"M Bechtold","year":"1998","unstructured":"M. Bechtold: Moderne Methoden zur Simulation gemischt analog-digitaler Schaltungen, VDI-Verlag GmbH, Reihe 10, Nr. 115, 1989"},{"key":"21_CR4","unstructured":"VHDL Tool Integration Platform, CAD Language Systems Inc., Rockville M.D. 1989"},{"key":"21_CR5","volume-title":"Distributed Systems: concepts and design","author":"GF Coulouris","year":"1988","unstructured":"Coulouris, G.F. und Dollimore, J.: Distributed Systems: concepts and design, Addison-Wesley, Wokingham 1988"},{"key":"21_CR6","unstructured":"DACAPO-III User Manual, DOSIS GmbH, Dortmund 1989"},{"key":"21_CR7","series-title":"Computer Performance an Reliability","volume-title":"Optimized Virtual Time Synchronization","author":"A Gafni","year":"1988","unstructured":"Gafni, A., Berry, O., Jefferson, D.R.: Optimized Virtual Time Synchronization, Computer Performance an Reliability. Proceedings of the Second International MCPR Workshop, North-Holland, Amsterdam 1988."},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"J.P. Hayes: Digital simulation with multiple logic values, IEEE Trans. on CAD, vol. CAD-5, No. 2, Apr. 1986","DOI":"10.1109\/TCAD.1986.1270196"},{"key":"21_CR9","volume-title":"Simulation elektrischer Schaltungen auf dem Rechner","author":"DR Jefferson","year":"1985","unstructured":"Horneber, E.-H.: Simulation elektrischer Schaltungen auf dem Rechner, Springer 1985"},{"key":"21_CR10","unstructured":"IEEE, IEEE Standard VHDL Language Reference Manual, IEEE Std 1076\u20131987"},{"key":"21_CR11","volume-title":"Fast concurrent simulation using the Time Warp mechanism","author":"DR Jefferson","year":"1985","unstructured":"D.R. Jefferson, H. Sowizral: Fast concurrent simulation using the Time Warp mechanism, Proc. of SCS Distributed Simulation Conf., San Diego, Jan. 1985"},{"key":"21_CR12","first-page":"3","volume-title":"Virtual Time","author":"DR Jefferson","year":"1985","unstructured":"Jefferson, D.R.: Virtual Time, ACM Transactions on Programming Languages and Systems 7 (3), 1985"},{"key":"21_CR13","volume-title":"Implementation of Time Warp on the Caltech Hypercube","author":"DR Jefferson","year":"1985","unstructured":"Jefferson, D.R. et al.: Implementation of Time Warp on the Caltech Hypercube, 1985 SCS Multi-conference, San Diego 1985"},{"key":"21_CR14","first-page":"6","volume-title":"RELAX - A New Circuit Simulator for large scale MOS itegrated circuits","author":"E Lelarasmee","year":"1982","unstructured":"E. Lelarasmee, A. Sangiovanni-Vincentelli: RELAX - A New Circuit Simulator for large scale MOS itegrated circuits, University of California, Berkeley, ERL-M82\/6, 1982"},{"key":"21_CR15","volume-title":"Ein ereignisgetriebenes Simulationsmodell f\u00fcr MOS-Schaltwerke","author":"KD Lewke","year":"1987","unstructured":"K.D. Lewke: Ein ereignisgetriebenes Simulationsmodell f\u00fcr MOS-Schaltwerke,Proceedings 4. Symposium Simulationstechnik, Z\u00fcrich 1987, Informatik Fachberichte 150, Springer Verlag"},{"key":"21_CR16","volume-title":"Diskrete Simulation - Prinzipien und Probleme der Effizienzsteigerung durch Parallelisierung","author":"F Mattern","year":"1989","unstructured":"Mattern, F. und Mehl, H.: Diskrete Simulation - Prinzipien und Probleme der Effizienzsteigerung durch Parallelisierung,Informatik-Spektrum, 1989 (12)"},{"key":"21_CR17","unstructured":"OSF\/Motif Programmer\u2019s Reference Manual,Revision 1.0, Open Software Foundation, Cambridge 1989"},{"key":"21_CR18","volume-title":"Kopplung der Hardwarebeschreibungssprachen DA CAPO III und VHDL, Konzeption des \u00dcbersetzers VHDL DA CAPO III","author":"C Oczko","year":"1989","unstructured":"Oczko, C.: Kopplung der Hardwarebeschreibungssprachen DA CAPO III und VHDL, Konzeption des \u00dcbersetzers VHDL DA CAPO III, Diplomarbeit, Universit\u00e4t Gesamthochschule Paderborn, Paderborn 1989"},{"key":"21_CR19","volume-title":"Kopplung der Hardwarebeschreibungssprachen DACAPO III und VHDL, Konzeption des \u00dcbersetzers DA CAPO III \u2014. VHDL","author":"A Oczko","year":"1989","unstructured":"Oczko, A.: Kopplung der Hardwarebeschreibungssprachen DACAPO III und VHDL, Konzeption des \u00dcbersetzers DA CAPO III \u2014. VHDL, Diplomarbeit, Universit\u00e4t Gesamthochschule Paderborn, Paderborn 1989"},{"key":"21_CR20","volume-title":"Simulating Electrical Circuits with SISAL","author":"PG Pl\u00f6ger","year":"1989","unstructured":"P.G. Pl\u00f6ger, B. Klaassen, K.L. Paap: Simulating Electrical Circuits with SISAL,Proceedings 4. Symposium Simulationstechnik, Z\u00fcrich 1987, Informatik Fachberichte 150, Springer Verlag"},{"key":"21_CR21","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-663-01461-4","volume-title":"Systematischer Entwurf digitaler Systeme","author":"FJ Rammig","year":"1989","unstructured":"Rammig, F.J.: Systematischer Entwurf digitaler Systeme, B.G. Teubner, Stuttgart 1989"},{"key":"21_CR22","unstructured":"V. Schubert: Message Handling System, Funktionale Spezifikation,Projektunterlagen Simulatorkopplung, Dosis GmbH"},{"key":"21_CR23","volume-title":"Theory of Modelling and Simulation","author":"B Zeigler","year":"1973","unstructured":"Zeigler, B.: Theory of Modelling and Simulation, J. Wiley and Sons, 1973"}],"container-title":["Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-84304-4_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T01:55:12Z","timestamp":1606442112000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-84304-4_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540531630","9783642843044"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-84304-4_21","relation":{},"subject":[],"published":{"date-parts":[[1990]]}}}