{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:56:37Z","timestamp":1725695797602},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540531630"},{"type":"electronic","value":"9783642843044"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-84304-4_4","type":"book-chapter","created":{"date-parts":[[2012,7,28]],"date-time":"2012-07-28T23:48:34Z","timestamp":1343519314000},"page":"33-41","source":"Crossref","is-referenced-by-count":0,"title":["Synthese von Komplexgatter-Schaltnetzen unter Ber\u00fccksichtigung der Transistoranzahl"],"prefix":"10.1007","author":[{"given":"Christian","family":"Wolters","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","volume-title":"AS\u2019I on Logic Synthesis and Silicon Compilation for VLSI","author":"R Brayton","year":"1986","unstructured":"R. Brayton. Algorithms for multi-level logic synthesis and optimization. In AS\u2019I on Logic Synthesis and Silicon Compilation for VLSI, pages 197\u2013248. NATO, 1986."},{"key":"4_CR2","volume-title":"Synthese von Komplex-Gatter-Schaltnetzen in NORA-Logik","author":"M Clemens","year":"1988","unstructured":"M. Clemens. Synthese von Komplex-Gatter-Schaltnetzen in NORA-Logik. Fortschr.-Ber. VDI Reihe 9 Nr. 80. VDI-Verlag, D\u00fcsseldorf, 1988."},{"key":"4_CR3","volume-title":"Technical Report UIUCDCS-R-77-851","author":"JN Culliney","year":"1977","unstructured":"J.N. Culliney. Topics in MOSFET network design. Technical Report UIUCDCS-R-77\u2013851, Depart. Comput. Sci., Univ. Illinois, 1977."},{"key":"4_CR4","first-page":"201","volume-title":"Design Aut. Conf","author":"YM El-Ziq","year":"1977","unstructured":"Y.M. El-Ziq and S.Y.H. Su. Logic design automation of diagnosable MOS combinational logic networks. In Design Aut. Conf., pages 201\u2013215, 1977."},{"key":"4_CR5","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1109\/JSSC.1983.1051937","volume":"18","author":"NF Goncalves","year":"1983","unstructured":"N.F. Goncalves and H. DeMan. NORA: A racefree dynamic CMOS technique for pipelined logic structures. IEEE J. Solid-State Circuits, 18: 261\u2013266, 1983.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR6","volume-title":"Design Aut. Conf., pages 79-85. IEEE","author":"D Gregory","year":"1986","unstructured":"D. Gregory, K. Bartlett, A. de Geus, and G. Hachtel. SOCRATES: A system for automatically synthesizing and optimizing combinational logic. In Design Aut. Conf., pages 79\u201385. IEEE, 1986."},{"key":"4_CR7","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/T-C.1971.223081","volume":"20","author":"T Ibaraki","year":"1971","unstructured":"T. Ibaraki and S. Muroga. Synthesis of network with a minimum number of negative gates. IEEE Trans. On Computers, 20: 49\u201358, 1971","journal-title":"IEEE Trans. On Computers"},{"key":"4_CR8","first-page":"9","volume-title":"Advances in Information Systems Science, vol","author":"IIC Lai","year":"1985","unstructured":"II. C. Lai and S. Muroga. Automated logic design of MOS networks. In J. T. Tou, editor, Advances in Information Systems Science, vol. 9. Plenum, New York, 1985."},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1109\/43.3167","volume":"7","author":"HC Lai","year":"1988","unstructured":"H.C. Lai and S. Muroga. Design of MOS networks in single-rail input logic for incompletely specified functions. IEEE Trans. on Comput. Aid. Design, 7: 339\u2013345, 1988.","journal-title":"IEEE Trans. on Comput. Aid. Design"},{"key":"4_CR10","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/T-C.1975.224126","volume":"24","author":"TK Liu","year":"1975","unstructured":"T.K. Liu. Synthesis algorithms for 2-level MOS networks. IEEE Trans. on Computers, 24: 72\u201379, 1975.","journal-title":"IEEE Trans. on Computers"},{"key":"4_CR11","doi-asserted-by":"publisher","first-page":"768","DOI":"10.1109\/TC.1979.1675244","volume":"28","author":"K Nakamura","year":"1979","unstructured":"K. Nakamura. Synthesis of gate-minimum multi-output two-level negative gate networks. IEEE Trans. on Computers, 28: 768\u2013772, 1979.","journal-title":"IEEE Trans. on Computers"},{"key":"4_CR12","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/T-C.1972.223425","volume":"21","author":"K Nakamura","year":"1972","unstructured":"K. Nakamura, N. Tokura, and T. Kasami. Minimal negative gate networks. IEEE Trans. on Computers, 21: 5\u201311, 1972.","journal-title":"IEEE Trans. on Computers"},{"key":"4_CR13","doi-asserted-by":"publisher","first-page":"924","DOI":"10.1109\/T-C.1975.224338","volume":"24","author":"B Reusch","year":"1975","unstructured":"B. Reusch. Generation of prime implicants from subfunctions and a unifying approach to the covering problem. IEEE Trans. on Computers, 24: 924\u2013930, 1975.","journal-title":"IEEE Trans. on Computers"},{"key":"4_CR14","volume-title":"CMOS-Schaltnetz-Synthese mit Komplexgattern","author":"Ch Wolters","year":"1990","unstructured":"Ch. Wolters. CMOS-Schaltnetz-Synthese mit Komplexgattern. 1990."}],"container-title":["Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-84304-4_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T01:55:14Z","timestamp":1606442114000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-84304-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540531630","9783642843044"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-84304-4_4","relation":{},"subject":[],"published":{"date-parts":[[1990]]}}}